Memory Array Column Select Line Segmentation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional memory array architectures face challenges in maintaining low power consumption and fast access times as memory densities increase, leading to longer signal lines with higher capacitance, which require more time to drive to desired voltage levels and result in increased power consumption.
Innovation Solution
The proposed solution involves a memory array architecture with shorter column select lines, sense amplifier circuits, and local read/write circuits that precharge and amplify signals efficiently, reducing capacitive loading and power consumption, and using differential pairs of signal lines to prevent short circuits during write operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If memory density is increased, then memory capacity is improved, but signal line length increases leading to higher capacitance and slower access times
Solution Approach 1:
The patent segments the memory array into multiple blocks with intermediate sense amplifier regions positioned between them. This segmentation allows column select lines to be confined to shorter regions within each block rather than spanning the entire memory array, reducing line capacitance and improving access times while maintaining high overall memory density.
2Ease of operation
If additional circuits are included to address increased signal line resistance and capacitance, then drivability is improved, but physical space requirements increase
Solution Approach 1:
The patent merges the sense amplifier functions with the column select line routing by positioning sense amplifier regions at the boundaries between memory blocks. This integration allows the sense amplifiers to serve dual purposes: amplifying read signals and providing drive capability for column select lines, thereby improving drivability without proportionally increasing physical space requirements.
3Ease of operation
If additional circuits are included to address increased signal line resistance and capacitance, then drivability is improved, but power consumption increases
Solution Approach 1:
The patent implements preliminary precharging of column select lines to intermediate voltage levels before full write operations. This preliminary action reduces the voltage swing required during actual write operations, thereby reducing the energy consumption of drive circuits while maintaining adequate drivability for the required signal transitions.
4Measurement precision
If signal lines are driven to desired voltage levels with higher capacitance, then voltage level accuracy is improved, but time required increases
Solution Approach 1:
The patent precharges column select lines to intermediate voltage levels before write operations, reducing the subsequent voltage swing required. This preliminary action maintains final voltage level accuracy while significantly reducing the charging time required, as the capacitive load only needs to be charged through a smaller voltage range.
Data Source
AI summary
Apparatuses and methods related to memory arrays with separate global read and write lines and/or sense amplifier region column select lines are disclosed. An example apparatus includes first and second memory sections, and further includes a sense amplifier region. A memory section includes a word line extending in a first direction and a digit line extending in a second direction, and the sense amplifier region is disposed between the first and second memory sections. The sense amplifier region includes a sense amplifier coupled to the digit line, a local input/output (LIO) line, a column select circuit coupled to the sense amplifier, and a column select line. The column select line extends in the first direction and is configured to provide a column select signal to the column select circuit. Capacitance of a LIO line may be reduced by coupling fewer sense amplifiers of a group to the LIO line.