On-Chip Memory Array Comparison for Reliable Data Matching
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In semiconductor memory systems, determining a match between data values stored by multiple arrays is crucial for ensuring accurate execution of instructions, particularly in critical applications like autonomous systems, where errors can lead to safety and performance issues.
Innovation Solution
The implementation of comparator circuitry on a single memory chip to compare data values stored by two arrays, with an output component that selects and outputs data from one array based on a match, and a notification mechanism for mismatch detection, enhancing data integrity and system reliability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If data values are stored in multiple arrays and compared using external processing resources, then data integrity can be verified, but error rates increase due to transmission errors during data movement between memory and processor
Solution Approach 1:
The patent combines the comparison function directly into the memory device by integrating comparator circuitry with the memory arrays on the same chip. This merging eliminates the need to transfer data externally for comparison, thereby preventing transmission errors while maintaining data integrity verification capability.
Solution Approach 2:
The patent introduces an intermediary notification component that directly communicates match/mismatch results from the comparator circuitry to external systems. This intermediary mechanism enables error detection without requiring external processing resources to handle the actual data comparison, thus avoiding transmission-related errors.
2Measurement precision
If comparator circuitry is integrated on the memory chip, then data comparison accuracy improves, but device complexity increases
Solution Approach 1:
The patent segments the memory device into distinct functional components: storage arrays for data retention, comparator circuitry for data comparison, and notification components for result communication. This segmentation allows each component to be optimized independently while working together as an integrated system, managing complexity through functional separation.
Solution Approach 2:
The memory device is designed with multi-functionality by incorporating both storage and comparison capabilities within the same chip. The comparator circuitry can operate on data from single or multiple arrays, and the notification component can signal various states (matches, mismatches, error conditions), making the device adaptable to different operational requirements without requiring separate dedicated components.
Data Source
AI summary
Apparatuses, systems, and methods related to determination of a match between data values stored by several arrays are described. A system using the data values may manage performance of functions, including automated functions critical for prevention of damage to a product, personnel safety, and/or reliable operation, based on whether the data values match. For instance, one apparatus described herein includes a plurality of arrays of memory cells formed on a single memory chip. The apparatus further includes comparator circuitry configured to compare data values stored by two arrays selected from the plurality to determine whether there is a match between the data values stored by the two arrays. The apparatus further includes an output component configured to output data values of one of the two arrays responsive to determination of the match between the data values stored by the two arrays.