Memory Array Inter-Hamming Analysis for SRAM PUF Verification
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing physically unclonable functions (PUFs) for integrated circuits lack efficient methods to verify uniqueness and unclonability, particularly in SRAM-based PUFs, where Inter-Hamming distances (Inter-HDs) are difficult to measure accurately, affecting their reliability and security as unique identification keys.
Innovation Solution
An Inter-HD analyzer is implemented within a memory device, capable of measuring Inter-HDs by varying power supply voltage and clock frequency to obtain responses under different operating conditions, determining maximum and minimum Inter-HDs, and comparing these to ensure the PUFs' uniqueness and security.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If Inter-HD measurement methods are implemented for SRAM-based PUFs, then uniqueness and security verification is improved, but measurement accuracy and reliability remain difficult to achieve
Solution Approach 1:
The patent applies dynamics by varying operating conditions (voltage, temperature, frequency) during Inter-HD measurements. Multiple measurements are taken under different dynamic conditions and processed statistically to achieve accurate Inter-HD values, resolving the contradiction between reliability verification and measurement precision.
Solution Approach 2:
The patent implements feedback mechanisms where measurement results are continuously refined through iterative processes. Statistical processing of multiple measurements provides feedback that improves measurement accuracy, enabling reliable PUF uniqueness verification while achieving precise Inter-HD measurement.
2Reliability
If multiple operating conditions are tested to measure Inter-HDs, then PUF security verification is improved, but measurement time and complexity increase
Solution Approach 1:
The patent applies partial action by selecting a representative subset of operating conditions for measurement rather than exhaustively testing all possible conditions. Statistical processing of these partial measurements provides sufficient security verification while reducing measurement time and complexity.
Solution Approach 2:
The patent systematically varies key operating parameters (voltage, temperature, frequency) to obtain Inter-HD measurements under different conditions. By focusing on critical parameter changes and using statistical processing, the patent achieves comprehensive security verification without excessive measurement time.
Data Source
AI summary
A memory device is provided. The memory device includes a memory array including a plurality of sections, and an inter-hamming difference analyzer. Each of the sections has an individual location in the memory array. The inter-hamming difference analyzer is configured to obtain a plurality of inter-hamming differences according to the number of unlike bits between content of each section of the plurality of sections corresponding to a first operating condition and content of another section of the plurality of sections corresponding to a second operating condition.


