Memory Cell Array Layout With Variable Line Resistance
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As semiconductor integrated circuits (ICs) become smaller and more complex, the resistance of conductive lines within digital devices affects operating voltages and overall IC performance, necessitating a more flexible design to address these changes.
Innovation Solution
The integration of first and second memory cell arrays with different dimensions and electrical characteristics, including sets of bit and word lines on varying metal layers, allows for a more flexible design that improves performance by varying resistance and capacitance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If semiconductor ICs are made smaller and more complex, then integration density is improved, but resistance of conductive lines increases affecting operating voltages and performance
Solution Approach 1:
The patent applies local quality by creating different memory cell array regions with distinct electrical characteristics. Specifically, first memory cell arrays are designed with first bit line resistance and first word line resistance values, while second memory cell arrays are designed with second bit line resistance and second word line resistance values that differ from the first arrays. This allows each region to be optimized for its specific location and electrical requirements within the IC, addressing the resistance issues caused by scaling while maintaining high integration density.
Solution Approach 2:
The patent implements parameter changes by varying the resistance characteristics of conductive lines across different memory cell array regions. By controlling bit line and word line resistance values to be different across arrays, the design adapts to the changing electrical properties inherent in scaled-down, more complex IC structures, thereby maintaining operating voltage stability despite increased integration density.
2Adaptability or versatility
If memory cell arrays are designed with varying dimensions and electrical characteristics, then design flexibility is improved, but device complexity increases
Solution Approach 1:
The patent applies segmentation by dividing the memory device into multiple distinct memory cell arrays, where each array can have different dimensions and electrical characteristics. The device includes first memory cell arrays with specific bit line and word line resistance values, and second memory cell arrays with different resistance values. This segmentation allows each array to be independently optimized while maintaining an organized, modular structure that manages complexity through systematic variation rather than arbitrary design.
Data Source
AI summary
An integrated circuit chip includes a first and a second memory cell array, and a first and a second set of bit lines. The first memory cell array has a first width in a first direction, and a first height in a second direction. The second memory cell array has a second width in the first direction and a second height in the second direction. The first set of bit lines extends in the first direction, is coupled to the first memory cell array, overlaps the first memory cell array, and is on a first metal layer. The second set of bit lines extends in the first direction, is coupled to the second memory cell array, overlaps the second memory cell array, and is on the first metal layer. At least the first width is different from the second width, or the first height is different from the second height.