Memory Device Dynamic Mode Switching via Bank Activation Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory devices lack an efficient mechanism to dynamically switch between operation modes, leading to unnecessary memory setting times and suboptimal performance when transitioning between normal and processing-in-memory (PIM) modes.
Innovation Solution
A memory system with a dual operation mode structure, where a controller generates mode change commands to activate multiple banks in PIM mode and a single bank in normal mode, allowing for dynamic changes in operation mode without additional memory setting times, using a PIM mode controller to manage memory parameters and mode register settings.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If a memory device uses a single operation mode structure, then the device complexity is low, but the adaptability to different operation modes (normal and PIM modes) is poor
Solution Approach 1:
The patent implements a dual operation mode structure where the memory device can dynamically switch between normal mode and PIM mode. The mode change command dynamically reconfigures the internal bank activation patterns, allowing the device to adapt its operational characteristics based on the required function while maintaining a unified hardware architecture.
Solution Approach 2:
The memory device is designed with multi-functionality to support both normal memory operations and PIM operations within the same device. By activating different numbers of banks (one bank for normal mode, multiple banks for PIM mode), the device achieves universal applicability across different operational requirements without requiring separate dedicated hardware for each mode.
2Adaptability or versatility
If a memory device dynamically switches between operation modes, then the adaptability improves, but the memory setting time increases due to mode transitions
Solution Approach 1:
The patent prepares the memory device for mode switching by pre-configuring the bank activation patterns. When a mode change command is received, the device transitions between modes using pre-established bank activation configurations, which reduces the time required for mode transitions compared to reconfiguring banks dynamically during operation.
3Productivity
If multiple banks are activated in PIM mode, then the processing performance improves, but the power consumption increases
Solution Approach 1:
The patent dynamically adjusts the number of activated banks based on the operational mode. In PIM mode, multiple banks are activated to enhance processing performance through parallel operations. In normal mode, only one bank is activated to minimize power consumption. This dynamic adaptation allows the device to optimize the trade-off between performance and power usage according to the current operational requirements.
Data Source
Figure 1
Figure 2
Figure 3~4
AI summary
A memory device is disclosed. The memory device includes: a plurality of pins for receiving control signals from an external device; a first bank having first memory cells, wherein the first bank is activated in a first operation mode and a second operation mode; a second bank having second memory cells, wherein the second bank is deactivated in the first operation mode and activated in the second operation mode; a processing unit configured to perform an operation on first data, output from the first memory cells, and second data, output from the second memory cells, in the second operation mode; and a processing-in-memory (PIM) mode controller configured to select mode information, indicating one of the first operation mode and the second operation mode, in response to the control signals and to control at least one memory parameter, at least one mode register set (MRS) value, or a refresh mode according to the mode information.