Memory Bank tRASmax Enforcement for Data Loss Prevention

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current memory technologies face issues such as data loss, memory degradation, and potential damage due to extended activation times of memory banks without timely precharge commands, which can be exacerbated by malicious attacks.

Innovation Solution

Implementing a system within the memory device to enforce a maximum row active time (tRASmax) by internally issuing a precharge command if the host device fails to do so within the specified time, using tRAS enforcement circuits to monitor and manage memory bank activation times.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of information

If the memory bank is activated for extended period of time to allow data access operations, then the data storage capability is improved, but data loss occurs due to insufficient refresh and memory device life is reduced

Engineering Contradiction:
Improvedata lossVSAvoidmemory bank activation time
Core Design Contradiction:
Loss of informationVSDuration of action of moving object

Solution Approach 1:

The patent implements a maximum row active time (tRASmax) enforcement mechanism that proactively monitors and limits the activation duration of memory banks. Before data loss can occur due to excessive activation time, the system enforces a predetermined time limit, thereby preventing the harmful effect rather than reacting to it after damage occurs.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent employs a feedback mechanism where the memory device monitors the activation time of memory banks and provides control signals to the host device when the maximum row active time is exceeded. This feedback loop enables real-time adjustment of memory bank activation duration to prevent data loss while maintaining optimal data access capability.

Inventive Principle:
Principle #23Feedback

2Productivity

If the memory bank is kept open for extended period of time to improve access speed, then the productivity is improved, but memory degradation and permanent damage occur

Engineering Contradiction:
Improvedata access speedVSAvoidmemory device reliability
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The system establishes a maximum row active time threshold before memory degradation occurs. By proactively enforcing this time limit through tRASmax enforcement, the system prevents cumulative damage to memory cells while still allowing sufficiently fast data access operations to maintain productivity.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent dynamically controls the activation time parameter of memory banks by enforcing a maximum threshold. This parameter change strategy balances the need for fast data access (productivity) with the need to prevent excessive activation time that would cause memory degradation and reliability issues.

Inventive Principle:
Principle #35Parameter changes

3Ease of operation

If the host device fails to issue precharge command timely to close memory bank, then the data access operations can continue, but malicious attacks can damage memory cells permanently

Engineering Contradiction:
Improvedata access continuityVSAvoidmalicious attack damage
Core Design Contradiction:
Ease of operationVSObject-affected harmful factors

Solution Approach 1:

The patent implements a protective mechanism that preemptively counteracts potential malicious attacks by enforcing maximum row active time limits. Even if the host device fails to issue precharge commands intentionally or unintentionally, the tRASmax enforcement mechanism ensures that memory banks cannot remain activated long enough to suffer permanent damage from attacks, while still allowing legitimate data access operations to complete.

Inventive Principle:
Principle #9Preliminary anti-action

Data Source

PatentUS12393345B2Maximum row active time enforcement for memory devices
Publication Date: 2025.08.19 MICRON TECHNOLOGY INC
  • US12393345B2 patent drawing
  • US12393345B2 patent drawing
  • US12393345B2 patent drawing

AI summary

A system for providing maximum row active time enforcement for memory devices is disclosed. A host device issues an activate command to activate a memory bank of a plurality of memory banks of a memory. The memory device activates the memory bank and determines whether a precharge command to close the first memory bank has been issued by the host device within a maximum threshold amount of time since issuance of the activate command. If the system determines that the precharge command has been issued by the host device within the threshold, the memory device closes the memory bank via the host-issued precharge command. If, however, the system determines that the precharge command has not been issued by the host device within the threshold, the memory device internally issues a precharge command to close the memory bank to reduce potential data loss and other harmful effects to the memory device.