Memory Device Block Segmentation for Capacitance Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As memory cell density increases in non-volatile memory devices, controlling operations becomes challenging due to the complexity of accessing and managing multiple memory cells efficiently within a given device area.
Innovation Solution
The memory device employs a structured arrangement of memory cells with access and data lines, along with decoders and transistors, to selectively access and program memory cells, using timing diagrams to manage signals and operations, allowing for efficient read, write, and erase operations across multiple memory cells.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If memory cell density is increased for a given device area, then storage capacity is improved, but controlling operations becomes more challenging
Solution Approach 1:
The memory array is divided into multiple blocks, with each block containing multiple strings of memory cells. This segmentation allows independent control and operation of different blocks, simplifying the control logic despite high overall density. The patent implements this by organizing memory cells into distinct blocks that can be selectively accessed and operated on separately.
Solution Approach 2:
The patent transitions from planar 2D memory cell arrangement to a three-dimensional structure with multiple strings stacked vertically within each block. This dimensional change increases storage capacity within the same footprint while maintaining manageable control complexity through hierarchical addressing of blocks, strings, and cells.
2Quantity of substance
If memory cell density increases, then storage capacity is improved, but accessing and managing multiple memory cells efficiently becomes more difficult
Solution Approach 1:
The memory structure is segmented into blocks and strings, enabling selective access to specific subsets of memory cells. This hierarchical segmentation allows efficient management by limiting the scope of simultaneous operations to only the necessary blocks and strings, rather than managing all cells globally.
Solution Approach 2:
The patent introduces block select lines and string select lines as intermediary control signals between the control logic and memory cells. These intermediaries enable precise addressing and selection of specific memory cell groups, simplifying the access management process by breaking down the complex task of selecting individual cells into staged selection processes.
3Area of stationary object
If memory cells are densely packed, then device area utilization is improved, but coupling capacitance between cells increases
Solution Approach 1:
By dividing the memory into separate blocks and strings with isolated control lines, the patent reduces unwanted capacitive coupling between adjacent memory cells. Each block can be independently selected and operated, minimizing the electrical interaction and interference between densely packed cells through physical and electrical isolation.
Solution Approach 2:
The patent applies equipotentiality by connecting unselected word lines and bit lines to reference potentials during operations. This technique minimizes voltage fluctuations and reduces capacitive coupling effects on non-selected memory cells, thereby reducing interference in densely packed configurations.
Data Source
AI summary
Embodiments of apparatus and methods having a memory device can include a line to exchange information with a string of memory cells and a transistor coupled between the string of memory cells and the line. Such a memory device can also include a module configured to couple a gate of the transistor to a node during a first time interval of a memory operation and decouple the gate from the node during a second time interval of the memory operation. Additional apparatus and methods are described.