3D Memory Block Dielectric Layout to Prevent Block Bending

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional memory devices face issues with block-bending errors during fabrication, leading to poor electrical connections and potential failures in memory device operations.

Innovation Solution

The implementation of different dielectric structures between blocks of memory cells in a memory device, formed at various stages of block formation, helps stabilize the block structures and mitigate block-bending errors.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional fabrication processes are used to form memory blocks, then manufacturing simplicity is maintained, but block-bending errors occur leading to poor electrical connections and potential failures

Engineering Contradiction:
Improveelectrical connection reliabilityVSAvoiddielectric structure complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent divides the memory device into multiple blocks separated by different dielectric structures. Each block is formed with specific dielectric materials (e.g., first dielectric structure with material A, second dielectric structure with material B) that provide mechanical support and electrical isolation, preventing block-bending errors while maintaining manufacturing feasibility through systematic segmentation of the fabrication process

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent applies different dielectric materials and structures at different locations between blocks. The first dielectric structure uses a specific material composition and thickness tailored for electrical isolation, while the second dielectric structure uses different material properties optimized for mechanical support. This local differentiation addresses specific functional requirements at different block interfaces, improving overall reliability without uniformly increasing complexity throughout the entire device

Inventive Principle:
Principle #3Local quality

2Manufacturing precision

If different dielectric structures are implemented between blocks, then block-bending errors are mitigated and electrical connections are improved, but manufacturing process complexity increases

Engineering Contradiction:
Improveblock structure stabilityVSAvoidfabrication process simplicity
Core Design Contradiction:
Manufacturing precisionVSEase of manufacture

Solution Approach 1:

The patent incorporates dielectric structures during the block formation process itself, rather than adding them as separate post-processing steps. The first and second dielectric structures are formed concurrently with the memory blocks, providing mechanical support and structural stability from the outset. This preliminary integration ensures precise positioning and reduces the need for additional alignment and fabrication steps, thereby improving manufacturing precision without proportionally increasing process complexity

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The dielectric structures serve multiple functions simultaneously: they provide electrical isolation between adjacent blocks, offer mechanical support to prevent block bending, and act as part of the overall device architecture during fabrication. By combining these functions into unified structures formed through integrated processes, the patent achieves high manufacturing precision while minimizing the addition of separate manufacturing steps

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS20250142831A1Memory device including different dielectric structures between blocks
Publication Date: 2025.05.01 MICRON TECHNOLOGY INC
  • US20250142831A1 patent drawing
  • US20250142831A1 patent drawing
  • US20250142831A1 patent drawing

AI summary

Some embodiments include apparatuses and methods of forming the apparatuses. One of the apparatuses includes levels of conductive materials interleaved with levels of dielectric materials; memory cell strings including respective pillars extending through the levels of conductive materials and the levels of dielectric materials; a first dielectric structure formed in a first slit through the levels of conductive materials and the levels of dielectric materials; a second dielectric structure formed in a second slit through the levels of conductive materials and the levels of dielectric materials; the first dielectric structure and the second dielectric structure separating the levels of conductive materials, the levels of dielectric materials, and the pillars into separate portions, and the first and second dielectric structures including different widths.