Memory Block Priority Tables for NAND Flash Lifespan Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional non-volatile memory management techniques lead to premature disablement of memory blocks, resulting in shortened lifespan of storage apparatuses due to inadequate handling of error correction bits, where blocks with error bits near the threshold are frequently used and quickly become unusable.

Innovation Solution

Implementing a method that categorizes memory blocks into block tables with different storing priorities based on the number of error correction bits, where blocks with fewer error bits have higher priority, ensuring they are used before being moved to a disabled state, thereby extending the lifespan of the storage apparatus.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If memory blocks with error correction bits near the threshold are frequently used for data accessing, then storage capacity is maintained, but the lifespan of the storage apparatus is shortened due to premature disablement

Engineering Contradiction:
Improvestorage capacityVSAvoidlifespan of storage apparatus
Core Design Contradiction:
Quantity of substanceVSDuration of action of stationary object

Solution Approach 1:

The patent changes the parameter of error correction bit count by categorizing memory blocks into different tables based on their error correction capability. Memory blocks are divided into normal blocks (with sufficient error correction bits) and degraded blocks (with fewer error correction bits), allowing the system to adaptively manage blocks with varying health parameters rather than treating all blocks uniformly.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent segments the memory block management system into multiple block tables (normal block table and degraded block table) based on the health status of memory blocks. This segmentation allows differential management strategies: normal blocks can be freely used while degraded blocks are reserved for specific purposes, thereby extending overall system lifespan while maintaining storage capacity.

Inventive Principle:
Principle #1Segmentation

2Reliability

If memory blocks are placed into disabled block table when error correction bits exceed threshold, then data reliability is improved, but storage capacity is reduced due to locked memory blocks

Engineering Contradiction:
Improvedata reliabilityVSAvoidstorage capacity
Core Design Contradiction:
ReliabilityVSQuantity of substance

Solution Approach 1:

Instead of binary disabled/enabled status, the patent introduces a graded approach by creating a degraded block category with intermediate status. Blocks are moved to degraded block table when error correction bits fall within a certain range, preserving them for future use when error correction capability is still acceptable, thus maintaining both reliability and storage capacity.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent implements dynamic block management where blocks can transition between normal and degraded states based on real-time error correction bit counts. The system dynamically adjusts which blocks are available for general use versus reserved use, optimizing the balance between reliability and storage capacity based on current block health conditions.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS8176382B2Storage apparatus, method for accessing data and for managing memory block
Publication Date: 2012.05.08 TRANSCEND INFORMATION
  • US8176382B2 patent drawing
  • US8176382B2 patent drawing
  • US8176382B2 patent drawing

AI summary

A method for managing a memory block is provided. In this method, a plurality of block tables having different storing priorities is provided. In addition, the number of error correction bits in the memory block is checked. Thereby, in the present invention, data can be stored into the memory block in a block table according to the number of error correction bits in the memory block so that the sequence in which the memory block is used for storing data is determined.