Memory Controller Block Mapping for Consistent Superblock Writes

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory systems face challenges in maintaining write consistency due to fluctuations in write rates, particularly when unavailable blocks are concentrated in certain superblocks, leading to reduced service life and performance.

Innovation Solution

The method involves mapping physical block numbers to logical numbers using a cyclic shift pattern to distribute unavailable blocks evenly across superblocks, ensuring consistent write rates by grouping blocks based on logical numbers rather than physical numbers.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If blocks are grouped into superblocks based on physical numbers, then the memory structure is simple and easy to manage, but unavailable blocks concentrate in certain superblocks causing write rate fluctuations

Engineering Contradiction:
Improvememory structure complexityVSAvoidwrite consistency
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent introduces a logical number dimension to complement the existing physical number dimension. Blocks are identified by both physical numbers (for hardware mapping) and logical numbers (for superblock grouping). This dimensional transformation allows unavailable blocks to be distributed across different superblocks based on logical numbers while maintaining the simplicity of physical number-based hardware addressing.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The logical number serves as an intermediary between the physical block number and the superblock grouping. Instead of directly grouping blocks by physical numbers, the system first maps physical numbers to logical numbers, then groups blocks by logical numbers. This intermediary layer distributes unavailable blocks evenly across superblocks while preserving the simple physical number structure at the hardware level.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If over-provisioning is increased to handle write rate fluctuations, then write consistency is improved, but service life and read-write performance are reduced

Engineering Contradiction:
Improvewrite consistencyVSAvoidread-write performance
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The system performs preliminary mapping of physical block numbers to logical block numbers before superblock formation. This advance mapping ensures that unavailable blocks are pre-distributed across different superblocks, preventing write rate fluctuations before they occur. By addressing the distribution issue in advance, the system maintains write consistency without requiring excessive over-provisioning, thus preserving read-write performance.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent changes the grouping parameter from physical block numbers to logical block numbers. This parameter transformation fundamentally alters how blocks are organized into superblocks, distributing unavailable blocks evenly across the memory space. The change in grouping parameter eliminates write rate fluctuations without sacrificing productive capacity, as logical numbers provide a virtual layer that doesn't consume additional physical resources.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS12554407B2Memory controllers, devices, and storage mediums and operation methods thereof to map blocks having the same physical number to different logical numbers
Publication Date: 2026.02.17 YANGTZE MEMORY TECH CO LTD
  • US12554407B2 patent drawing
  • US12554407B2 patent drawing
  • US12554407B2 patent drawing

AI summary

The present application discloses an operation method of a memory controller, a device, and a storage medium. The controller is coupled to at least one memory, and the memory includes a plurality of planes each including a plurality of blocks. The method includes: acquiring physical numbers of N blocks in the at least one memory; mapping a physical number of each of the N blocks according to a global number of a plane in which each of the N blocks is located, so as to obtain a logical number of each of the N blocks; and grouping the N blocks according to the logical number of each of the N blocks to obtain at least two superblocks. The above method may map at least two blocks having the same physical number to different logical numbers.