Memory Buffer Data Stripping for Electrical Load Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Traditional memory systems face challenges with high electrical loading on command/address (CA) and data (DQ) buses due to the connection of multiple DRAM chips to a host controller, leading to issues with operating frequency, power consumption, heat dissipation, and system timing.
Innovation Solution
The implementation of a memory buffer system that re-maps RAM chips across available DIMMs, allowing data words to be striped across multiple DIMMs, thereby reducing the electrical load on individual byte lanes and optimizing system performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If multiple DRAM chips are connected in parallel to provide high data bus width, then data transmission capacity is improved, but electrical load on the CA and DQ buses increases
Solution Approach 1:
The patent divides the memory system into multiple independent memory buffers, each handling a portion of the data transmission. Instead of having all DRAM chips connect directly to the host controller through a single high-load bus, the data path is segmented through intermediate buffer devices that distribute the electrical load across multiple smaller connections.
Solution Approach 2:
Memory buffers serve as intermediary devices between the DRAM chips and the host controller. These buffers act as mediators that receive data from multiple DRAM chips and forward it to the host controller, thereby reducing the direct electrical load on the CA and DQ buses while maintaining high data transmission capacity.
2Object-affected harmful factors
If memory buffer is introduced to reduce electrical load on buses, then electrical load is reduced, but device complexity increases
Solution Approach 1:
The memory buffer is designed as a multi-functional device that simultaneously performs multiple tasks: reducing electrical load on buses, buffering data transmissions, and managing data flow between DRAM chips and host controller. This consolidation of functions into a single component reduces overall system complexity compared to having separate devices for each function.
3Reliability
If data is scrambled using pseudo-random process, then error detection capability is improved, but processing time increases
Solution Approach 1:
Data scrambling is performed in advance during the data writing process to memory buffers, rather than being applied later during reading or transmission. This preliminary application of error detection mechanisms ensures that data is already protected when stored, eliminating the need for additional processing time during data retrieval operations.
Data Source
AI summary
A method for operating a DRAM device. The method includes receiving in a memory buffer in a first memory module hosted by a computing system, a request for data stored in RAM of the first memory module from a host controller of the computing system. The method includes receiving with the memory buffer, the data associated with a RAM, in response to the request and formatting with the memory buffer, the data into a scrambled data in response to a pseudo-random process. The method includes initiating with the memory buffer, transfer of the scrambled data into an interface device.