Memory Buffer Premature Read Protection for Phase Change Memory
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Memory devices with semiconductor materials face issues due to drifting electrical characteristics, such as resistance drift in phase change memory (PCM) technology, which complicates reading stored data as resistance levels overlap over time, especially in multi-level cell (MLC) configurations.
Innovation Solution
A premature read protection scheme is implemented, where data is read from a memory buffer if written before a predetermined duration, and from the memory array if the data is invalid or not available in the buffer, utilizing a memory controller to manage data storage and retrieval effectively, with a write-verify scheme to ensure accurate electrical characteristics.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If data is read from the memory array after programming, then data access is achieved, but resistance drift causes reading errors over time
Solution Approach 1:
The patent applies preliminary action by performing a write-verify operation immediately after programming the memory array. The memory controller writes test data to the memory array, reads it back to verify integrity, and only then allows normal read operations. This preliminary verification step ensures that data can be reliably read despite subsequent resistance drift over time.
Solution Approach 2:
The patent implements feedback through the write-verify mechanism where the memory controller continuously monitors read accuracy by comparing written and read data. When resistance drift causes reading errors, the feedback loop detects these errors and triggers corrective actions such as re-programming or adjusting read thresholds, thereby maintaining reliable data access over time.
2Quantity of substance
If multi-level cell (MLC) configuration is used to increase data density, then storage capacity is improved, but resistance margin between states is reduced making reads more difficult
Solution Approach 1:
For MLC configurations, the patent applies preliminary action by performing comprehensive write-verify operations that test multiple resistance thresholds immediately after programming. The memory controller writes data, verifies each threshold level, and adjusts programming parameters if needed before the resistance drifts, ensuring accurate initial state establishment for high-density storage.
Solution Approach 2:
The patent uses parameter changes by dynamically adjusting read thresholds and verification criteria based on the specific MLC resistance distribution. The memory controller modifies verification parameters such as threshold voltages and current levels to optimize the detection of closely-spaced resistance states, thereby maintaining measurement precision despite reduced resistance margins.
3Speed
If phase change memory (PCM) technology is used, then high speed and non-volatility are achieved, but resistance levels increase over time causing state overlap
Solution Approach 1:
The patent applies preliminary action by implementing write-verify operations immediately after PCM programming. The memory controller writes data to PCM cells, performs rapid read verification to detect any premature resistance drift, and re-programs if necessary. This preliminary verification leverages the high speed of PCM while preventing reliability issues from resistance increase over time.
Solution Approach 2:
The patent implements feedback through continuous monitoring of PCM resistance levels during write-verify operations. When resistance drift causes state overlap or reading errors, the feedback mechanism detects these conditions and triggers corrective re-programming or threshold adjustments, maintaining reliable state distinguishability despite the inherent resistance increase in PCM technology.
Data Source
AI summary
Devices and methods for accurate reading of data in memory technology prone to drifting memory characteristics. An example device includes a memory array for storing data, and a memory buffer for storing a subset of the data in the memory array. A memory controller is configured to read data from the memory buffer if the data was written to the memory array before a predetermined duration of time, and to read the data from the memory array if the data is at least one of not valid or not available at the memory buffer.