Memory Buffer Relay Circuit for Multi-Module Capacity
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Modern memory systems are limited to one or two modules per channel due to signal degradation, which restricts the growth of module capacity and signaling rates.
Innovation Solution
The implementation of point-to-point connections between a memory controller and multiple memory modules, along with data buffers and relay circuits, allows for efficient communication and minimizes signal loading, enabling up to six memory modules to be connected without significant latency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If multiple memory modules are connected to a given memory channel, then memory capacity increases, but signal degradation worsens
Solution Approach 1:
The patent divides the memory channel into multiple independent point-to-point connections, with each connection serving one or two memory modules. This segmentation isolates signal paths, preventing signal degradation from accumulating across multiple modules while still enabling high total capacity through parallel connections.
Solution Approach 2:
The patent introduces data buffers as intermediary components between the memory controller and memory modules. These buffers act as signal regenerators that receive, refresh, and retransmit signals, preventing degradation and enabling reliable communication across multiple modules without compromising signal quality.
2Quantity of substance
If more memory modules are connected to a channel, then storage capacity increases, but signaling rate decreases
Solution Approach 1:
The patent segments the memory system into multiple independent channels, each operating at high signaling rates with limited modules (one or two). This allows each segment to maintain maximum speed while the overall system achieves high capacity through parallel operation of multiple segments.
Solution Approach 2:
The patent transitions from a single-dimension approach (one long channel with many modules) to a multi-dimensional approach (multiple parallel channels with fewer modules each). This dimensional change enables simultaneous high capacity and high signaling rate by utilizing parallelism across multiple independent pathways.
3Device complexity
If traditional memory channel configuration is used, then system simplicity is maintained, but module capacity is limited
Solution Approach 1:
The patent designs memory modules with universal interfaces that can operate in multiple configurations - either as standalone modules on dedicated point-to-point connections or as part of larger aggregated capacity systems. This multi-functionality allows the same hardware to serve different capacity requirements without compromising system simplicity.
Solution Approach 2:
The patent combines multiple independent point-to-point memory connections into a unified memory system managed by a single controller. This merging approach maintains system simplicity from the controller's perspective while achieving high module capacity through the aggregation of multiple high-speed connections.
Data Source
AI summary
A memory module with multiple memory devices includes a buffer system that manages communication between a memory controller and the memory devices. The memory module additionally includes a command input port to receive command and address signals from a controller and, also in support of capacity extensions, a command relay circuit coupled to the command port to convey the commands and addresses from the memory module to another module or modules. Relaying commands and addresses introduces a delay, and the buffer system that manages communication between the memory controller and the memory devices can be configured to time data communication to account for that delay.