Memory Package Buffer Chip Signal Swapping for Mirrored Layouts
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional storage devices face challenges in maintaining signal integrity and power integrity as clock speeds increase, particularly due to differences in wire lengths between communication paths, leading to signal interference and potential loss of information.
Innovation Solution
A memory package with a buffer chip that performs signal swapping based on a swap enable signal, allowing for package mirroring without altering the legacy structure of nonvolatile memory chips, thereby improving signal and power integrity.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If clock speed is increased to improve communication speed between host device and storage device, then productivity is improved, but signal integrity and power integrity deteriorate due to wire length differences
Solution Approach 1:
The patent applies asymmetry by implementing a buffer chip with different functional configurations for first and second memory packages. The buffer chip includes first buffer pads connected to first memory chips and second buffer pads connected to second memory chips, with selective swapping capability that creates asymmetric signal paths. This asymmetric design compensates for the inherent wire length differences in mirrored package configurations, allowing high-speed communication while maintaining signal integrity through differentiated signal handling.
2Reliability
If package mirroring is implemented to improve signal integrity, then reliability is improved, but device complexity increases due to additional buffer chip requirements
Solution Approach 1:
The buffer chip is designed with multi-functionality to reduce overall device complexity. The same buffer chip structure serves multiple purposes: it provides signal buffering, selective swapping between mirrored packages, and compatibility with legacy memory chip configurations. The buffer chip can operate in different modes (swapping enabled or disabled) depending on the package configuration, making it a universal component that handles both traditional and mirrored package arrangements without requiring entirely separate circuitry.
Solution Approach 2:
The buffer chip acts as an intermediary component between the memory chips and the external device. It mediates signal transmission by providing a buffer zone that isolates the memory chips from direct high-speed signal paths, thereby reducing signal integrity issues. The buffer chip's intermediary position allows it to condition and reshape signals before forwarding them, maintaining reliability while managing the complexity of high-speed communication in mirrored package configurations.
3Reliability
If wire length differences are reduced to improve signal integrity, then reliability is improved, but manufacturing precision requirements increase
Solution Approach 1:
The patent changes the electrical parameters through the buffer chip rather than strictly controlling physical wire length parameters. The buffer chip introduces electrical buffering and signal conditioning that compensates for physical wire length variations. By changing the electrical characteristics (signal timing, voltage levels, impedance matching) through active circuitry in the buffer chip, the system achieves signal integrity without requiring extremely tight mechanical control of wire lengths during manufacturing.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A memory package includes; a first memory chip including first memory pads, and a buffer chip including first buffer pads respectively connected with the first memory pads and second buffer pads connected with an external device. The buffer chip respectively communicates signals received via the second buffer pads to the first buffer pads in response to a swap enable signal having a disabled state, and the buffer chip swaps signals received via the second buffer pads to generate first swapped signals, and respectively communicates the first swapped signals to the first buffer pads in response to the swap enable signal having an enabled state.