Controller Independent Faulty Memory Replacement
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Information handling systems face performance degradation due to faulty memory locations, which are difficult to correct without diverting processing time and reducing overall system speed, as existing methods require special processing by the system processor or memory controller.
Innovation Solution
A system and method for controller-independent faulty memory replacement, where a memory buffer with spare locations automatically replaces faulty memory, allowing read/write operations without the host controller's knowledge, supporting standard features and functions without additional processing cycles or special support.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If special processing by system processor or memory controller is used to correct faulty memory locations, then data integrity is improved, but processing time increases and system speed decreases
Solution Approach 1:
The patent pre-allocates spare memory locations within the memory component itself before faults occur. When a fault is detected, the spare location is already ready for immediate use without requiring processor intervention or complex remapping operations, thus maintaining both data integrity and system speed
Solution Approach 2:
The patent extracts the fault correction functionality from the host controller/processor and implements it directly within the memory component using dedicated spare locations and local control logic. This separation allows the host controller to remain unaware of the replacement, eliminating the performance overhead associated with controller-based error correction
2Reliability
If memory remapping or replacement support is implemented in host controller, then faulty memory can be corrected, but device complexity and processing overhead increase
Solution Approach 1:
The memory component performs its own fault correction using internally allocated spare locations and local control logic. The memory component is self-sufficient in detecting and correcting faults without requiring the host controller to provide remapping or replacement support, thereby reducing controller complexity while maintaining correction capabilities
Solution Approach 2:
The patent introduces spare memory locations as intermediary elements within the memory component that mediate between faulty locations and the host controller. These spare locations serve as buffers that absorb faults without requiring the host controller to be involved in the correction process
3Reliability
If faulty memory locations are mapped out, then data corruption is prevented, but system and user visible physical memory capacity is reduced
Solution Approach 1:
The patent maintains copies of data in spare memory locations within the same memory component. When a fault occurs, the spare copy is already present and can be used immediately without requiring the system to remap to a different physical location, thus preserving the full memory capacity while preventing data corruption
Data Source
AI summary
In accordance with the present disclosure, a system and method for controller independent faulty memory replacement is described. The system includes a system memory component with a system memory component architecture. The system also includes a memory buffer coupled to the system memory component. The memory buffer may include at least one spare memory location corresponding to a faulty memory location of the system memory component. Additionally, the system memory component architecture may receive a read command directed to an address of the system memory component containing the faulty memory location and output, in response to the read command, data corresponding to the address from both the system memory component and the at least one spare memory component.