Memory Bus Ground Compensation Trace for Noise Cancellation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Differential signaling in memory buses is susceptible to noise from ground plane voltage drops, which can occur due to power supply failures or disconnections, leading to voltage gradients and noise interference.
Innovation Solution
A system is implemented where a processing unit and a memory device are coupled through transistors associated with different ground voltages, using a ground compensation trace to adjust threshold voltages based on the ground voltage of the other component, effectively canceling ground plane noise by negating voltage differences.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If single ended signaling is used in memory bus, then device complexity is reduced, but susceptibility to ground plane noise increases
Solution Approach 1:
The patent introduces a ground compensation trace as an intermediary element that couples the first ground voltage from the processing unit to the second ground voltage at the memory device. This mediator trace allows the system to reference and compensate for ground voltage differences without changing the single-ended signaling architecture, thus maintaining simplicity while reducing noise susceptibility.
Solution Approach 2:
The patent dynamically adjusts the threshold voltage of the receiver transistor based on the ground voltage difference detected through the compensation trace. By changing the threshold voltage parameter in response to ground noise conditions, the system compensates for ground plane variations and maintains reliable signal detection despite using simpler single-ended signaling.
2Reliability
If transistors are coupled across different ground voltages, then ground plane noise compensation is achieved, but device complexity increases
Solution Approach 1:
The patent creates an equipotential reference path by coupling the first transistor and second transistor through the ground compensation trace. This allows both transistors to reference the same ground voltage potential despite being physically located at different positions on the motherboard, eliminating ground loops and reducing noise without requiring complex isolation or shielding circuits.
3Reliability
If ground compensation trace is implemented, then voltage difference negation is achieved, but manufacturing complexity increases
Solution Approach 1:
The ground compensation trace is designed to serve multiple functions: it acts as a ground reference path, a voltage sensing conductor, and a compensation signal carrier simultaneously. By making the trace multi-functional, the patent avoids the need for separate dedicated components for each function, thereby reducing overall manufacturing complexity while achieving voltage difference negation.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The system effectively cancels ground plane noise by adjusting threshold voltages, ensuring stable data transmission between the processing unit and memory device, even in the presence of voltage gradients.
Implementation Method 1
the first transistor is coupled to the second transistor via a ground compensation trace... such that a second threshold voltage associated with the second receiver is adjusted based on the first ground voltage
Data Source
AI summary
A system to minimize effects of ground plane noise, including a processing unit including a first transmitter, a first receiver, and a first transistor, wherein the first transistor is coupled to the first receiver, the first transistor associated with a first ground voltage; and a memory device including a second transmitter, a second receiver, and a second transistor, wherein the second transistor is coupled to the second receiver, the second transistor associated with a second ground voltage; wherein the processing unit is coupled to the memory device, wherein the first transistor is coupled to the second transistor, wherein, when the processing unit is transmitting data to the memory device, the processing unit enables the first transistor and the memory device disables the second transistor such that a second threshold voltage associated with the second receiver is adjusted based on the first ground voltage.


