Memory Module Self-Calibration Using Bus Location Identification
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The challenge of efficiently calibrating memory devices on a shared bus in memory modules due to varying locations and signal distortions, leading to errors in data reading and writing as bus speeds increase and power supply voltages decrease.
Innovation Solution
Memory devices incorporate a calibration logic circuit to identify location information on the bus and adjust equalizers and other components based on this information to compensate for signal distortions and improve data transmission accuracy.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If memory devices are placed at different locations on a shared bus to increase memory capacity, then the memory module can accommodate more memory devices, but signal distortion and skew increase leading to reading and writing errors
Solution Approach 1:
The patent applies local quality by configuring different equalizer settings for different memory device locations on the bus. Memory devices at different positions (e.g., first location vs. second location) have different signal distortion characteristics, so each location has optimized equalizer parameters tailored to its specific position, thereby compensating for location-dependent signal degradation while maintaining high data transmission accuracy across all devices
Solution Approach 2:
The patent changes the equalizer parameters based on the memory device's location on the bus. By adjusting equalizer settings (such as boost amounts, frequency responses, or tap weights) according to the specific position of each memory device, the system optimizes signal quality for each location, compensating for variations in signal distortion caused by different physical distances and electrical characteristics of bus segments
2Productivity
If bus speed is increased to improve data transmission rate, then productivity increases, but signal distortion and errors increase due to lower power supply voltages and longer transmission distances
Solution Approach 1:
The patent applies preliminary action by performing equalizer calibration and optimization before actual data transmission begins. The system pre-configures equalizer parameters based on the memory device's location and characteristics, so that when high-speed data transmission starts, the equalizers are already optimized to compensate for anticipated signal distortion, enabling high productivity without sacrificing reliability
Solution Approach 2:
The patent uses feedback mechanisms where the system monitors signal quality and transmission errors, then adjusts equalizer parameters accordingly. This closed-loop approach allows the system to maintain optimal signal quality even at high bus speeds by continuously adapting to changing transmission conditions and compensating for distortion in real-time
Data Source
AI summary
A memory device of a memory module includes a CA buffer that receives a command/address (CA) signal through a bus shared by a memory device different from the memory device of the memory module, and a calibration logic circuit that identifies location information of the memory device on the bus. The memory device recognizes its own location on a bus in a memory module to perform self-calibration, and thus, the memory device appropriately operates even under an operation condition varying depending on a location in the memory module.