Resistive Memory Cell Layout for Higher Write and Read Currents

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current nonvolatile memory devices integrating resistance change memory elements and selectors on semiconductor substrates face challenges in optimizing the configuration and manufacturing methods to enhance write and read currents, leading to suboptimal performance.

Innovation Solution

The memory device configuration includes a magnetoresistance effect element and a selector connected in series, with a specific electrode and selector material layer arrangement that allows for increased current passage area and thickness optimization, and a manufacturing method involving atomic layer deposition and other techniques to form a recessed selector material layer, ensuring efficient current flow and reduced electric field concentration.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If a conventional memory cell configuration is used, then the device structure is simple, but the write and read currents are insufficient

Engineering Contradiction:
Improvewrite and read currentsVSAvoidmemory cell configuration
Core Design Contradiction:
PowerVSDevice complexity

Solution Approach 1:

The memory cell is segmented into distinct functional regions: a selector region with a first electrode and switching material layer, and a memory element region with a second electrode and resistance change material layer. This segmentation allows each region to be independently optimized for its specific function, enabling enhanced write and read currents while maintaining a manageable structural complexity through clear functional division.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces a third dimension by forming a recess in the substrate and positioning the selector material layer within this recessed region. This vertical dimensionality change increases the effective area for current passage without expanding the planar footprint, thereby enhancing write and read currents while keeping the device footprint compact.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Power

If the selector material layer is made thicker, then the current passage area increases, but the electric field concentration increases

Engineering Contradiction:
Improvecurrent passage areaVSAvoidelectric field concentration
Core Design Contradiction:
PowerVSStress or pressure

Solution Approach 1:

The patent applies local quality by creating a recessed region specifically for the selector material layer, allowing this region to have different geometric properties (increased volume and surface area) compared to the surrounding planar structure. This localized geometric modification enables the selector material layer to be thicker without uniformly increasing electric field concentration across the entire device, as the recess geometry distributes the electric field more effectively.

Inventive Principle:
Principle #3Local quality

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration and manufacturing approach result in improved write and read currents, leading to enhanced memory device performance and reliability.

Implementation Method 1

a resistance change memory element such as a magnetoresistance effect element

Methodology Applied
Scientific EffectMagnetoresistance effect: Magnetoresistance

Implementation Method 2

a manufacturing method involving atomic layer deposition and other techniques to form a recessed selector material layer

Methodology Applied
Scientific EffectAtomic layer deposition:

Data Source

PatentUS12200945B2Memory device
Publication Date: 2025.01.14 KIOXIA CORP
  • US12200945B2 patent drawing
  • US12200945B2 patent drawing
  • US12200945B2 patent drawing

AI summary

According to one embodiment, a memory device includes a first memory cell, a second memory cell adjacent to the first memory cell in a first direction, and a third memory cell adjacent to the first memory cell in a second direction, each of the first, second, and third memory cells including a resistance change memory element and a switching element. The switching element includes first and second electrodes, and a switching material layer between the first and second electrodes, the first and second electrodes overlap each other when viewed from the first direction, the first electrodes in the first and second memory cells are apart from each other, and the switching material layers in the first and second memory cells are continuously provided.