Memory Cell Grouping by Line Resistance for Wear-Leveling
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory devices with chalcogenide materials face challenges in balancing operation speed and capacity, and their lifespan is limited by varying cycle endurance characteristics due to different line resistances among memory cells.
Innovation Solution
A data storage device is designed with a controller that groups memory cells based on line resistance, allocating addresses and performing wear-leveling operations to distribute data according to access frequency and type, thereby optimizing the lifespan of each cell group.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If memory cells are uniformly allocated without considering line resistance, then device complexity is reduced, but reliability deteriorates due to uneven wear distribution
Solution Approach 1:
The memory device is segmented into multiple groups based on line resistance characteristics. Each group contains memory cells with similar line resistance values, allowing for targeted address allocation strategies that optimize wear distribution across different segments of the memory array.
Solution Approach 2:
Different address allocation strategies are applied to different groups based on their specific line resistance characteristics. Groups with lower line resistance receive different allocation priorities compared to groups with higher line resistance, optimizing wear distribution for each local region.
2Reliability
If data is stored without considering cycle endurance characteristics, then ease of operation is improved, but reliability worsens due to premature failure
Solution Approach 1:
The system performs preliminary classification of memory cells into groups based on line resistance before data storage operations begin. This pre-organization enables the address allocator to automatically assign addresses based on cycle endurance characteristics without requiring manual intervention or complex user-side logic.
Solution Approach 2:
The address allocator automatically considers line resistance and cycle endurance characteristics when assigning addresses, eliminating the need for user awareness or manual configuration. The system self-adjusts data placement based on inherent memory cell properties.
3Productivity
If all memory cells are treated equally, then device complexity is minimized, but productivity decreases due to suboptimal data placement
Solution Approach 1:
The address allocation strategy is dynamic rather than static. The address allocator adapts its behavior based on the specific characteristics of memory cell groups, adjusting address assignment strategies in real-time based on line resistance measurements and wear patterns.
Solution Approach 2:
The system incorporates feedback mechanisms to monitor wear patterns and line resistance characteristics. This feedback enables the address allocator to optimize data placement continuously, improving data access performance over time based on actual operational conditions.
Data Source
AI summary
A data storage device with improved lifespan according to the present technology may include a memory device including a plurality of memory cells disposed between word lines and bit lines, and a voltage generator configured to generate operation voltages and provide the operation voltages to the plurality of memory cells, and a controller configured to control the memory device to divide the plurality of memory cells into a plurality of groups according to a line resistance from the voltage generator to each of the plurality of memory cells, and store data in memory cells included in a selected group among the plurality of groups according to attribute of the data to be stored.