Self-Selecting Memory Cell Programming with Polarity Switching
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory devices face challenges in reducing stress on memory cells and decreasing power consumption during programming operations, as they often require high voltages to write data, which can lead to increased power usage and potential cell damage.
Innovation Solution
The use of a self-selecting memory cell with a chalcogenide alloy, programmed using a sequence of pulses with different polarities, where a snap-back event is detected to reduce the threshold voltage, allowing for writing a second logic state with a lower voltage, thereby reducing stress and power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If high voltage is applied to program a memory cell, then the data can be written successfully, but power consumption increases and stress on the memory cell increases
Solution Approach 1:
The patent applies periodic pulsing sequences to program the memory cell. Instead of applying a single high voltage, the method uses multiple voltage pulses with different polarities (e.g., positive pulse followed by negative pulse) to gradually program the cell. This periodic action reduces peak power consumption while achieving successful programming through cumulative effect of multiple lower-voltage pulses.
Solution Approach 2:
The patent changes voltage parameters dynamically during the programming process. It starts with a first voltage polarity to initiate programming, then switches to a second voltage polarity with different magnitude to complete the programming. This parameter change allows the system to achieve programming success with lower overall power consumption compared to using a single high voltage throughout.
2Reliability
If high voltage is applied to program a memory cell, then the data can be written successfully, but stress on the memory cell increases
Solution Approach 1:
The patent uses periodic pulsing sequences with alternating polarities to program the memory cell. This approach distributes the stress over multiple shorter pulses rather than applying one continuous high voltage, reducing cumulative stress and potential damage to the memory cell while still achieving successful programming.
Solution Approach 2:
The patent dynamically changes voltage parameters including polarity and magnitude during programming. By switching between positive and negative voltage polarities and adjusting voltage levels based on programming progress, the method reduces stress on the memory cell compared to using a single high voltage level throughout the entire programming process.
3Use of energy by moving object
If reduced voltage is used to program a memory cell, then power consumption decreases, but the ability to successfully write data is compromised
Solution Approach 1:
The patent employs periodic pulsing sequences that use reduced voltage levels compared to traditional single-high-voltage methods. By applying multiple pulses with alternating polarities, the system accumulative programming effect over time, achieving successful data writing with lower power consumption than single high-voltage approaches.
Solution Approach 2:
The patent applies a preliminary voltage pulse of one polarity to prepare the memory cell state before applying the main programming pulse. This preliminary action modifies the cell's electrical characteristics, enabling subsequent programming with reduced voltage levels that would otherwise be insufficient to achieve successful writing.
4Use of energy by moving object
If multiple pulses with different polarities are applied, then voltage requirements are reduced, but the programming process becomes more complex
Solution Approach 1:
The patent implements periodic pulsing sequences with defined patterns of voltage application. While this requires more complex control than single-pulse methods, the periodic nature provides a systematic and repeatable process that can be managed through standardized control logic, balancing the trade-off between reduced power consumption and increased process complexity.
Solution Approach 2:
The patent incorporates feedback mechanisms to monitor the programming process and adjust subsequent voltage pulses accordingly. This feedback allows the system to respond to the memory cell's actual state, simplifying the overall control by using standardized response patterns rather than requiring complex predetermined sequences for all possible cell states.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This method enables efficient programming of memory cells with reduced voltage requirements, minimizing stress on the cells and decreasing overall power consumption in memory arrays.
Implementation Method 1
a snap-back event occurs in response to applying the first voltage to the self-selecting memory cell
Data Source
AI summary
Techniques are provided for programming a self-selecting memory cell that stores a first logic state. To program the memory cell, a pulse having a first polarity may be applied to the cell, which may result in the memory cell having a reduced threshold voltage. During a duration in which the threshold voltage of the memory cell may be reduced (e.g., during a selection time), a second pulse having a second polarity (e.g., a different polarity) may be applied to the memory cell. Applying the second pulse to the memory cell may result in the memory cell storing a second logic state different than the first logic state.