Memory Cell Pulse Generator Circuit for Cross-Point Memory
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Cross-point arrays face issues with parasitics such as resistance and capacitance, leading to voltage drops and RC time delays that degrade pulse shapes and slow performance, making it difficult to generate specific pulse shapes required for memory cell technologies like PCM and MRAM.
Innovation Solution
A transistor pulse signal generator circuit is designed to precharge and discharge both sides of a memory cell quickly to different voltages, utilizing a geometric arrangement of transistors and specific wiring fabrication to fit within a 4F2 footprint, enabling the formation of well-defined pulses.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If cross-point arrays are used for compact structure and high density, then area efficiency is improved, but RC time delays and voltage drops occur that degrade pulse shapes and slow performance
Solution Approach 1:
The bit line is segmented into multiple bit line segments, each associated with a specific memory cell. This segmentation allows each memory cell to have its own dedicated pulse generation circuitry, enabling independent and rapid pulse generation without being constrained by the RC time delays of long shared bit lines in traditional cross-point arrays.
Solution Approach 2:
A voltage source is introduced as an intermediary element that is coupled to each bit line segment. This voltage source acts as a local pulse generator that can rapidly charge and discharge the bit line segment, creating well-defined pulses without being limited by the resistance and capacitance of the column lines in conventional cross-point architectures.
2Manufacturing precision
If narrow pulses are used for MRAM processional switching, then switching precision is improved, but such narrow pulses are not possible due to inherent RC time constant of resistive wiring and cross-coupled capacitance
Solution Approach 1:
The bit line is divided into multiple independent segments, each with its own voltage source. This segmentation eliminates the need for long, highly resistive column lines that create RC time constants, allowing each segment to generate narrow, precise pulses required for MRAM processional switching.
Solution Approach 2:
The patent transitions from a two-dimensional cross-point array with shared column lines to a structure where voltage sources are distributed along the bit lines. This dimensional reorganization allows pulse generation to occur locally at each memory cell rather than being propagated through resistive column lines, enabling narrow pulse widths.
3Power
If voltage drops along rows and columns are compensated by greater voltages, then current delivery is improved, but power consumption increases
Solution Approach 1:
By segmenting the bit lines and providing local voltage sources at each segment, the patent eliminates the need to compensate for voltage drops along long column lines. Each voltage source operates independently at a lower voltage level, significantly reducing overall power consumption while maintaining adequate current delivery to each memory cell.
Solution Approach 2:
Local voltage sources act as intermediaries that provide the necessary voltage directly at each memory cell location. This eliminates the need to apply high voltages across the entire column line to overcome resistance, thereby reducing power consumption while maintaining current delivery capability.
Data Source
AI summary
The present disclosure generally relates to a memory cell and methods for generating a pulse within the memory cell. As such, a geometric arrangement of transistors is disclosed that allows the transistor pulse signal generator circuit to precharge both sides of the memory cell and, subsequently, bring opposite sides of the memory cell quickly to different voltages. The circuit and wiring fabrication provided, when combined with a related transistor manufacturing process, yields pulse generating logic at the memory cell to enable the formation of a well-defined pulse while fitting within the 4F2 footprint of the memory cell. As such, the speed and pulse shape requirements of PCM, MRAM, other such cross-point memory technologies, sensor arrays, and/or pixel displays may take advantage of the reduced RC circuitry delays.