Semiconductor Memory Cell Layout for Low-Leakage Readout
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor memory devices face challenges in efficiently storing and retrieving data due to issues with electric charge accumulation and leakage currents, particularly in the read operation, which can lead to data corruption and reduced current flow in selected memory cells.
Innovation Solution
The semiconductor memory device incorporates a specific configuration with multiple electrodes and impurity regions, including P-type and N-type impurities, to create a positive feedback operation that enhances current flow in selected memory cells while reducing leakage in unselected cells, using a complex arrangement of electrodes and insulating layers to manage electric potential gradients and channel formation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If a simple memory cell structure is used, then device complexity is reduced, but leakage current increases and data accuracy deteriorates
Solution Approach 1:
The memory cell is divided into multiple functional regions including first and second impurity regions, first and second channel regions, and multiple electrodes (first, second, third, and fourth electrodes). This segmentation allows independent control of different functions: impurity regions for charge storage, channel regions for current flow, and electrodes for potential control, thereby reducing leakage current while maintaining manageable device complexity
Solution Approach 2:
Different regions of the memory cell are assigned different doping types (P-type and N-type impurities) and functions. The first impurity region has a first doping type while the second impurity region has a second doping type, creating localized properties that enable selective current flow and reduce leakage in specific areas, improving data accuracy without requiring complete restructuring of the entire device
2Reliability
If multiple electrodes and impurity regions are added to reduce leakage current, then data accuracy is improved, but device complexity increases
Solution Approach 1:
Multiple electrodes (first, second, third, and fourth electrodes) are arranged in a shared configuration that serves multiple functions simultaneously. The electrodes collectively manage electric potential gradients across different regions, control channel formation in both first and second channel regions, and coordinate to reduce leakage current, thereby distributing complexity across integrated components rather than isolated elements
Solution Approach 2:
The electrode arrangement is designed to create controlled equipotential regions that manage electric potential gradients. By positioning electrodes to establish specific potential distributions, the device controls current flow paths and suppresses leakage currents through potential equalization in critical regions, achieving reliability improvement with organized rather than random complexity
3Ease of operation
If impurity regions with different doping types are used, then current flow control is improved, but manufacturing precision requirements increase
Solution Approach 1:
Impurity regions are formed with predetermined doping types and concentrations during the manufacturing process. The first impurity region is doped with a first doping type and the second impurity region with a second doping type in advance, establishing fixed charge characteristics that simplify subsequent operational control. This preliminary establishment of doping profiles enables straightforward current flow control during device operation without requiring complex real-time adjustments
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration allows for accurate data determination and reduced leakage currents, improving the overall performance and reliability of the semiconductor memory device by amplifying electron and hole currents in selected memory cells during read operations.
Implementation Method 1
a first channel semiconductor layer extending in a second direction intersecting with the first direction... a second channel semiconductor layer disposed between the third electrode and the first semiconductor layer
Implementation Method 2
an electric charge accumulating layer electrically connected to the first wiring via the second semiconductor layer, the electric charge accumulating layer being opposed to the first semiconductor layer
Implementation Method 3
The semiconductor memory device incorporates a specific configuration with multiple electrodes and impurity regions, including P-type and N-type impurities, to create a positive feedback operation that enhances current flow in selected memory cells while reducing leakage in unselected cells
Data Source
AI summary
A semiconductor memory device includes: a first wiring; a first semiconductor layer connected to the first wiring, the first semiconductor layer; a first electrode, the first electrode being connected to the first semiconductor layer; a second electrode disposed between the first electrode and the first wiring, the second electrode being opposed to the first semiconductor layer; a third electrode disposed between the second electrode and the first wiring, the third electrode; a second semiconductor layer disposed between the third electrode and the first semiconductor layer, the second semiconductor layer being opposed to the third electrode; and an electric charge accumulating layer electrically connected to the first wiring via the second semiconductor layer, the electric charge accumulating layer being opposed to the first semiconductor layer.