2T2C Memory Cell Segmentation for Power and Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory technologies face challenges in optimizing memory performance, particularly in terms of access speed, power consumption, and operational complexity, especially during programming and erase operations in multi-level memory cells.
Innovation Solution
The proposed solution involves a memory device configuration with a 2T2C (two-transistor-two-capacitor) architecture, where the memory cells are programmed using channel hot electron injection and erased using Fowler-Nordheim tunneling, with a capacitance configuration that prioritizes word line control to simplify operations and reduce power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If multi-level memory cells are used to increase storage capacity, then the quantity of data stored increases, but programming and erase operations become more complex and consume more power
Solution Approach 1:
The memory cell is segmented into distinct functional regions: a first well containing a first transistor for bit line control, a second well containing a second transistor for word line control, and a shared channel region. This segmentation allows independent control of programming and erase operations through separate transistor-gate pathways, simplifying the operation of multi-level memory cells while maintaining high storage capacity
2Quantity of substance
If multi-level memory cells are used to increase storage capacity, then the quantity of data stored increases, but power consumption increases
Solution Approach 1:
The power consumption is reduced by segmenting the control functions into separate transistors: the first transistor in the first well controls bit line operations, while the second transistor in the second well controls word line operations. This segmentation enables selective activation of control pathways, reducing overall power consumption in multi-level memory cells while maintaining high storage capacity
Solution Approach 2:
The shared channel region acts as an intermediary between the two separate transistor control systems. By using this shared region for both programming and erase operations, the design reduces the need for separate control pathways, thereby reducing power consumption while maintaining multi-level storage capability
3Ease of operation
If separate wells are used for each transistor to simplify control, then ease of operation improves, but device area increases
Solution Approach 1:
The design merges the first well and second well into a shared substrate structure with a common channel region. The first transistor is formed in the first well and the second transistor is formed in the second well, but both share the channel region and are integrated within a compact footprint. This merging approach maintains the control simplicity of separate wells while reducing the overall area of the memory cell
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration enhances memory cell performance by simplifying programming and erase operations, reducing power consumption, and improving control complexity, while maintaining efficient data storage and retrieval.
Implementation Method 1
The memory cells are programmed using channel hot electron injection
Implementation Method 2
erased using Fowler-Nordheim tunneling
Data Source
AI summary
A memory cell includes a first transistor coupled to a source line, wherein the first transistor is in a first well. The memory cell further includes a second transistor coupled to the first transistor and a bit line, wherein the second transistor is in the first well. The memory cell further includes a first capacitor coupled to a word line and the second transistor, wherein the first capacitor is in a second well. The memory cell further includes a second capacitor coupled to the second transistor and an erase gate, wherein the second capacitor is in the second well. In some embodiments, the first well contacts the second well on a first side of the first well.