Memory Cell Self-Reference Read Circuit
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Memory devices that utilize dynamically variable resistance elements face challenges in reading data quickly due to the need for reference data writing, which prolongs the data reading time and introduces variations in read results caused by inherent memory cell characteristics.
Innovation Solution
The memory device employs a self-reference method without writing reference data, using a read current to bring the memory cell into a specific resistance state for accurate data reading, and includes resistance adjustment circuits to dynamically control the current path resistance, ensuring consistent read operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If reference data writing is performed before reading, then data reading accuracy is improved, but data reading time is prolonged
Solution Approach 1:
The memory cell itself serves as the reference by utilizing its own resistance characteristics. The read operation uses the memory cell's inherent resistance state (determined by previous write operations) to directly determine the read result, eliminating the need for separate reference data writing and comparison operations.
Solution Approach 2:
The reference data writing step is extracted and removed from the read operation sequence. Instead of writing reference data and then reading, the system directly performs the read operation using the memory cell's existing state, separating the reference function from the actual read process.
2Reliability
If reference data writing is performed, then read result variations are reduced, but reading operation complexity increases
Solution Approach 1:
The memory cell's own resistance characteristics provide the reference for comparison. By using the memory cell itself as the reference element, the system eliminates the need for external reference data storage and comparison circuitry, thereby reducing operational complexity while maintaining reliability.
3Measurement precision
If resistance adjustment circuits are added, then read accuracy is improved, but device complexity increases
Solution Approach 1:
Resistance adjustment is applied locally at specific points in the current path (word line or bit line) rather than throughout the entire memory array. This localized adjustment allows for read accuracy improvement while minimizing the overall circuit complexity by only modifying specific interconnects.
Solution Approach 2:
The resistance of specific interconnects (word line or bit line) is dynamically adjusted to compensate for process variations and ensure accurate read operations. By changing the resistance parameter of selected interconnects, the system achieves improved read accuracy without redesigning the entire memory cell structure.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach allows for faster data reading with reduced time requirements and improved accuracy by eliminating the need for reference data writing and minimizing variations in read results, while maintaining high precision through resistance adjustments.
Implementation Method 1
The variable resistance element includes a first ferromagnetic layer, a second ferromagnetic layer, and an insulating layer between the first ferromagnetic layer and the second ferromagnetic layer
Data Source
AI summary
A memory cell is coupled between first and interconnects and includes a variable resistance element and a switching element. The variable resistance element includes first and second ferromagnetic layers and an insulating layer between the first and second ferromagnetic layers. A first circuit is configured to apply a first voltage to the first interconnect. A second circuit is configured to apply a second voltage to the second interconnect. A third circuit is configured to apply a third voltage to the second interconnect. A fourth circuit is configured to apply a fourth voltage to the first interconnect. A sense amplifier circuit is coupled to the first and second interconnects.