Memory Cell Signal Line Delay Compensation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As memory cell signal line delays increase due to rising RC delay effects in non-volatile memory devices, traditional methods face challenges in efficiently accessing and storing data, leading to reduced storage capacity and higher costs per bit in solid-state drives compared to hard disk drives.

Innovation Solution

The implementation of a memory device that compensates for signal line delays by pre- or post-compensating the programmed threshold voltage of memory cells based on measured delay errors, using higher M+N state programming and M+L state sensing resolutions to enhance data storage accuracy and capacity.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If memory device speeds increase and process feature sizes decrease, then productivity and storage capacity improve, but signal propagation delay increases due to RC delay effects

Engineering Contradiction:
Improvememory device speedVSAvoidsignal propagation delay
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The patent applies preliminary action by characterizing the RC delay parameters of memory cell signal lines before actual data operations. The system pre-determines delay characteristics for different word lines and bit lines, then uses this pre-characterized data to compensate for delays during read and program operations, effectively reducing the impact of signal propagation delay on memory performance

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent changes operational parameters by adjusting read and program voltages based on the physical location of memory cells within the array. Specifically, the system modifies voltage levels to account for RC delay variations across different word lines and bit lines, thereby compensating for signal propagation delays and maintaining consistent memory cell activation timing despite increased device speeds and smaller feature sizes

Inventive Principle:
Principle #35Parameter changes

2Manufacturing precision

If RC delay effects increase in memory cell signal lines, then signal propagation delay increases, but manufacturing precision and measurement capabilities must improve to characterize and compensate for these delays

Engineering Contradiction:
Improvedelay characterization precisionVSAvoidcharacterization process complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent implements self-service by having the memory device characterize its own signal line RC delays internally during manufacturing or initialization. The system uses built-in circuitry to automatically measure and store delay parameters for each word line and bit line, eliminating the need for external characterization equipment and reducing the complexity of the manufacturing process while achieving high measurement precision

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS8254180B2Methods of operating memories including characterizing memory cell signal lines
Publication Date: 2012.08.28 MICRON TECHNOLOGY INC
  • US8254180B2 patent drawing
  • US8254180B2 patent drawing
  • US8254180B2 patent drawing

AI summary

Methods of operating memories facilitate compensating for memory cell signal line propagation delays, such as to increase the overall threshold voltage range and non-volatile memory cell states available. Methods include selecting a memory cell signal line of a memory and characterizing the memory cell signal line by determining an RC time constant of the memory cell signal line.