Memory Cell Stability Verification Using Opposite Polarity Pulses
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Resistance variable memory cells in devices like PCRAM and RRAM can exhibit unstable states due to variations in material properties, leading to inaccurate data reading as these cells may spontaneously switch between set and reset states, causing instability and requiring continuous testing to ensure stability.
Innovation Solution
A method involving a controller that evaluates memory cell states, applies set or reset pulses, and verifies resistance criteria, with incremental pulse magnitudes and opposite polarity pulses to stabilize the cells, ensuring they meet target resistance states and remain stable.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If resistance variable memory cells are used to store data, then memory density and non-volatility are improved, but cell stability deteriorates due to spontaneous switching between set and reset states
Solution Approach 1:
The patent applies preliminary stabilization actions by performing multiple set/reset pulses and stability verification tests before the memory cell is considered ready for data storage. This preliminary conditioning ensures the cell reaches a stable state and reduces spontaneous switching during normal operation.
Solution Approach 2:
The patent implements feedback mechanisms by continuously monitoring the resistance state of memory cells through sensing operations and comparing against reference values. When instability or spontaneous switching is detected, the system applies corrective pulses to restore the intended state, creating a closed-loop control system that maintains stability.
2Stability of the object's composition
If multiple set and reset pulses are applied to stabilize memory cells, then cell stability is improved, but processing time and operational complexity increase
Solution Approach 1:
The patent applies a fixed number of set and reset pulses (e.g., 3-5 pulses each) that may be more than the minimum required for stabilization. This excessive action ensures comprehensive stabilization across all cells, accepting the time cost as a trade-off for achieving uniform stability throughout the memory array.
Solution Approach 2:
The patent employs periodic pulsing sequences with specific timing intervals between set and reset pulses. This periodic structure allows the memory cell material to properly transition between states while maintaining thermal and electrical stability, optimizing the balance between stabilization effectiveness and processing time.
3Manufacturing precision
If incremental pulse magnitudes are used during set/reset operations, then manufacturing precision is improved, but device complexity increases
Solution Approach 1:
The patent changes the magnitude parameter of programming pulses in incremental steps during set and reset operations. By gradually increasing or decreasing pulse amplitude rather than applying a fixed high magnitude, the system achieves more precise control over the resistance state transitions while managing material stress and avoiding unwanted side effects.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach effectively identifies and stabilizes memory cells, reducing inaccurate reads by ensuring cells remain in set or reset states reliably, thereby improving data integrity and memory device performance.
Implementation Method 1
The resistance of a PCRAM memory cell can be altered by applying energy pulses to the phase change material, e.g., GST. For example, material properties of the GST may be altered by heating it with a programming current.
Implementation Method 2
To sense data stored on a resistance variable memory cell, the resistance of the memory cell may be sensed. During a sensing operation, a sensed voltage and/or current corresponding to a resistance of a selected memory cell may be compared to a reference voltage and/or current to determine the content of stored data.
Data Source
AI summary
Examples described include apparatuses and methods for determining stability of memory cells. Resistance variable memory cells may be used. Once a memory cell is placed in a low or high resistance state responsive to set or reset pulses, the stability of the state may be determined, such as by providing another pulse to the memory cell or otherwise stressing the cell. The another pulse may be of an opposite polarity to the set or reset pulses already applied. If the memory cell is no longer in the target state after providing the another pulse, additional set or reset pulses may be applied to achieve a stable state.