Dual-Mode Memory Cells for ECC and Redundancy Switching
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor memory devices and modules either lack error correction code (ECC) capability, restricting their use to specific systems, or require additional components for ECC functionality, limiting their operational flexibility and compatibility.
Innovation Solution
A semiconductor memory device with dual-mode memory cells that can selectively operate as either an ECC storage device or a redundant memory cell, controlled by a signal control device such as a reprogrammable fuse, allowing for flexible operation in both ECC and non-ECC systems.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If memory components are equipped with ECC capability (5 bit- or 9 bit-wide input/output lines), then error correction functionality is provided, but the components can only be used in ECC computer systems, reducing compatibility
Solution Approach 1:
The patent implements memory cells that can dynamically switch between two operational modes: ECC mode (for error correction in reliable systems) and non-ECC mode (for compatibility with standard systems). This multi-functionality allows the same memory component to adapt to different system requirements, resolving the contradiction between providing error correction capability and maintaining broad system compatibility
Solution Approach 2:
The patent employs a signal control device (such as a reprogrammable fuse) that enables dynamic reconfiguration of memory cell operation mode. The memory cells can be programmed at manufacturing or later to operate in either ECC or non-ECC mode, providing adaptability without requiring physical hardware changes. This dynamic capability allows the memory device to match different system requirements while maintaining the same physical interface
2Reliability
If extra memory components are added to provide ECC functionality, then error correction is achieved, but device complexity and production costs increase
Solution Approach 1:
The patent combines ECC functionality and redundant memory functionality into the same memory cell array by enabling individual memory cells to operate in different modes. Instead of adding separate ECC memory components, the invention merges multiple functions (ECC storage, non-ECC storage, and redundancy) into a unified structure where memory cells can be selectively assigned to different roles based on system requirements
Solution Approach 2:
The same physical memory cells serve multiple purposes: they can function as ECC memory cells, non-ECC memory cells, or redundant memory cells depending on their configured mode. This eliminates the need for separate dedicated ECC components and reduces overall device complexity while maintaining error correction capabilities
3Reliability
If memory cells are configured for ECC operation, then error correction is available, but the cells cannot serve as redundant memory cells, limiting operational flexibility
Solution Approach 1:
The patent implements dynamic mode selection for each memory cell through a signal control device that can be programmed to assign different operational modes to different memory cells. This allows the memory array to be reconfigured between ECC mode, non-ECC mode, and redundancy mode based on system requirements, providing operational flexibility that a single static configuration cannot achieve
Solution Approach 2:
The invention changes the operational parameter of memory cells from fixed to variable by introducing a control mechanism that can switch cells between different functional states. The same physical cell can change its operational characteristics (ECC vs. non-ECC vs. redundant) based on programming, allowing adaptive configuration without hardware modification
Data Source
AI summary
A semiconductor memory device including semiconductor memory cells with at least one memory cell capable of either acting as a storage device for ECC information or of acting as a redundant memory cell is provided. The semiconductor memory device further includes a signal control device for signaling if the at least one memory cell is to be used either as a storage device or as a redundant memory cell. A method of operating a semiconductor memory device is also provided including the steps of registering a status of a signal device and, depending on the status of the signal device, operating the at least one memory cell either as a storing device for ECC information or as a redundant memory cell.