Memory Controller Channel Layout for Low-Interference Module Access
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The quality of signals transferred through shared channels between memory modules and a memory controller deteriorates due to shared signal lines, leading to inefficiencies in data communication.
Innovation Solution
A memory system design that includes separate groups of signal lines and buffer chips for each memory module, allowing for selective data paths and reduced channel loading by alternating the use of signal lines and buffer chips between memory chips and the memory controller.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If multiple memory modules share signal lines with the memory controller, then device complexity is reduced, but signal quality deteriorates due to increased channel loading
Solution Approach 1:
The patent divides the memory system into multiple banks, where each bank contains a subset of memory modules that share signal lines. This segmentation allows different banks to use different signal line groups, reducing interference within each bank while maintaining overall system integration. The memory controller is similarly divided into multiple channels, each handling a specific bank.
Solution Approach 2:
The patent introduces bank select signals and channel select signals as intermediaries between the memory controller and memory modules. These intermediate control signals enable the memory controller to selectively activate specific banks or channels, allowing multiple memory modules to share the same physical signal lines at different times without interfering with each other.
2Ease of operation
If all memory modules use the same signal lines simultaneously, then ease of operation is improved, but productivity decreases due to signal interference
Solution Approach 1:
The patent implements periodic bank switching through clock cycles, where different banks are activated in alternating time periods. During each clock cycle, only specific banks are enabled while others remain inactive, allowing signal lines to be reused in subsequent cycles without interference. This periodic activation pattern maintains ease of operation while eliminating signal conflicts.
Solution Approach 2:
The patent introduces dynamic bank selection capability, where the memory controller can selectively enable or disable specific banks based on current operational requirements. This dynamic control allows the system to optimize performance by activating only the necessary banks, reducing signal interference while maintaining flexible and easy operation.
Data Source
AI summary
A memory system includes a memory controller, a first memory module including first and second groups of first memory chips, a second memory module including first and second groups of second memory chips, and a channel including a first group of signal lines suitable for coupling the memory controller with the first memory module, and a second group of signal lines suitable for coupling the memory controller with the second memory module.