Memory Channel Selection Architecture for Scalable Data Rates
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional memory systems experience decreased data rates and increased load characteristics as additional memory devices are added, requiring redesign and increased costs for the controller, which complicates scalability and efficiency.
Innovation Solution
A selection component package, including a multiplexer and decoder, is used to couple memory devices with the controller, reducing load and maintaining data rates by configuring in different modes based on the memory system's architecture, allowing for scalable integration without redesigning the controller.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If multiple memory devices are connected to a single memory sub-system controller, then storage capacity is increased, but data transmission speed decreases
Solution Approach 1:
The patent divides the data transmission path into multiple parallel channels (first channel, second channel, third channel, fourth channel), each capable of independent data transmission. The memory sub-system controller is segmented into multiple interfaces (first interface, second interface, third interface, fourth interface) that can simultaneously communicate with multiple memory devices. This segmentation allows data to be transmitted through multiple paths concurrently, maintaining high speed while supporting multiple devices.
2Quantity of substance
If multiple memory devices are connected to a single memory sub-system controller, then storage capacity is increased, but access time increases
Solution Approach 1:
The patent implements a channel selection mechanism that pre-configures data paths through decoder components and channel selectors. When data needs to be transmitted to or from a specific memory device, the appropriate channel is pre-selected and activated, eliminating the need for time-consuming dynamic routing decisions. This preliminary configuration of transmission paths reduces access time while supporting multiple memory devices.
3Quantity of substance
If multiple memory devices are connected to a single memory sub-system controller, then storage capacity is increased, but system complexity increases
Solution Approach 1:
The patent employs universal interface components and channel selectors that can handle multiple memory devices through a standardized architecture. The decoder components and channel selectors serve multiple functions: they can route data to any of the four channels, manage both read and write operations, and interface with different memory device types. This multi-functionality reduces the need for device-specific complexity while supporting expanded storage capacity.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A selection device comprising: a multiplexer component; an input channel configured to couple at least the multiplexer component to a memory sub-system controller; a plurality of output channels coupled to the multiplexer component, wherein each of the plurality of output channels is further coupled to a respective memory device of a plurality of memory devices, and wherein each of the plurality of output channels is configured to transmit data between the multiplexer component and the respective memory device; and a decoder component coupled to the input channel and each of the plurality of memory devices, wherein the decoder component is configured to perform operations comprising: receiving, from the memory sub-system controller via the input channel, a signal comprising a first signal portion configured to enable the decoder component and a second signal portion configured to identify a particular output channel of the plurality of output channels that is to transmit the data between the multiplexer component and a corresponding memory device; decoding the received signal; and transmitting the decoded signal to each of the plurality of memory devices, wherein the decoded signal is to enable transmission of the data between the multiplexer component and the corresponding memory device via the particular output channel.