Memory Channel Simulation Using Frequency-Domain Transfer Functions

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The validation of memory channels in information handling systems, particularly for Double-Data Rate-4 (DDR4) memory technology, is impractical due to the large number of cycles required to achieve a bit-error rate (BER) of 10−16, which prolongs on-system testing and makes full simulation impractical.

Innovation Solution

A simulation environment that uses a combination of frequency-domain representations and transfer functions, including forward channel, DDR cross-talk, voltage regulator, power plane resonance, and broadside coupling transfer functions, to evaluate memory channel designs efficiently, allowing for flexible evaluation and rapid identification of design improvements.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If time-domain design simulation and on-system testing are used to validate memory channels, then validation accuracy is improved, but validation duration increases significantly

Engineering Contradiction:
Improvevalidation accuracyVSAvoidvalidation duration
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent replaces time-domain simulation methods with frequency-domain analysis methods. Instead of performing time-consuming time-domain simulations to achieve BER of 10^-16, the invention uses frequency-domain representations and transfer functions to analyze memory channel characteristics, dramatically reducing validation time while maintaining accuracy.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Solution Approach 2:

The patent transforms the validation approach by changing the domain parameter from time-domain to frequency-domain. By representing memory channel impulse responses as frequency-domain transfer functions and analyzing signal integrity in the frequency domain, the method achieves accurate BER prediction without requiring the enormous number of time-domain cycles previously necessary.

Inventive Principle:
Principle #35Parameter changes

2Measurement precision

If full simulation is performed to achieve BER of 10^-16, then measurement precision is improved, but productivity deteriorates

Engineering Contradiction:
ImproveBER measurement precisionVSAvoidvalidation throughput
Core Design Contradiction:
Measurement precisionVSProductivity

Solution Approach 1:

The patent substitutes full time-domain simulation with frequency-domain analysis. By using frequency-domain representations of memory channel impulse responses and applying transfer function analysis, the invention achieves precise BER measurement without requiring the computationally intensive full simulation that severely limits productivity.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Solution Approach 2:

The invention changes the fundamental parameter domain from time to frequency, enabling efficient analysis of memory channel performance. This parameter transformation allows accurate BER prediction through frequency-domain transfer functions, dramatically improving validation throughput while maintaining measurement precision.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS10319454B2System and method for simulating a memory technology
Publication Date: 2019.06.11 DELL PROD LP
  • US10319454B2 patent drawing
  • US10319454B2 patent drawing
  • US10319454B2 patent drawing

AI summary

A method includes modeling a design of a memory channel to provide a plurality of transfer functions associated with the design and multiplying an input spectrum with each of the transfer functions to provide a plurality of results. The method further includes summing the results to provide an output spectrum for the design, performing an inverse Fast Fourier Transform (FFT) on the output spectrum to provide an output signal for the design, and determining a bit error rate (BER) for the design based on the output signal.