Memory Circuit Structure with Polarity Switching for RRAM

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Resistive random access memory (RRAM) devices in storage arrays face issues with over-programming or under-programming, leading to reduced cycling capacity and increased bit error rates due to non-uniform resistive states and unstable filament formation.

Innovation Solution

A memory circuit structure that includes a storage array with a decoder, programming circuit, polarity switching circuit, and detection circuit, allowing for switching between voltage and current programming based on detection signals to stabilize filament formation and improve retention characteristics and endurance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of operation

If a single programming mode (voltage or current) is used, then the programming operation is simple, but the uniformity of resistive states deteriorates and bit error rate increases

Engineering Contradiction:
Improveprogramming operation simplicityVSAvoiduniformity of resistive states
Core Design Contradiction:
Ease of operationVSManufacturing precision

Solution Approach 1:

The patent applies dynamics by making the programming mode adjustable rather than fixed. The programming circuit can dynamically switch between voltage programming mode and current programming mode based on the specific storage unit requirements, allowing the system to adapt its programming approach to achieve uniform resistive states while maintaining operational simplicity through automated mode selection.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the programming parameter from a fixed single mode to a variable dual mode system. By allowing switching between voltage programming and current programming modes, the system can adjust the programming parameter to match the specific characteristics of different storage units, thereby improving uniformity of resistive states without complicating the overall operation.

Inventive Principle:
Principle #35Parameter changes

2Speed

If discrete programming parameters are used, then the programming operation is fast, but over-programming or under-programming occurs reducing cycling capacity

Engineering Contradiction:
Improveprogramming response speedVSAvoidcycling capacity
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The patent implements feedback by using a detection circuit to monitor the resistive state of storage units during programming operations. The detection circuit provides real-time feedback to the control unit, which then adjusts the programming parameters or switches between voltage and current programming modes to achieve precise programming control. This prevents over-programming or under-programming while maintaining fast programming speeds, thereby preserving cycling capacity.

Inventive Principle:
Principle #23Feedback

3Device complexity

If voltage programming only is used, then the programming circuit is simple, but the retention characteristics and endurance deteriorate

Engineering Contradiction:
Improveprogramming circuit complexityVSAvoidretention characteristics and endurance
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent applies universality by designing a programming circuit that can perform multiple functions: it can operate in voltage programming mode, current programming mode, or a combination of both. This multi-functional programming circuit maintains relatively simple structure while significantly improving retention characteristics and endurance by selecting the appropriate programming mode based on the specific operational requirements of different storage units.

Inventive Principle:
Principle #6Universality (Multi-functionality)

4Ease of manufacture

If existing programming solution is used, then the implementation is straightforward, but bit error rate increases due to non-uniform resistive states

Engineering Contradiction:
Improveimplementation simplicityVSAvoidbit error rate
Core Design Contradiction:
Ease of manufactureVSReliability

Solution Approach 1:

The patent introduces an intermediary detection circuit between the programming circuit and storage units. This detection circuit acts as a mediator that monitors the programming process and provides feedback to adjust the programming parameters or switch programming modes. This intermediary mechanism maintains implementation simplicity while significantly reducing bit error rates by ensuring uniform resistive states through real-time monitoring and adjustment.

Inventive Principle:
Principle #24Intermediary (Mediator)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution enhances the uniformity of resistive states, reduces bit error rates, and maintains performance across multiple read and write cycles by coordinating voltage and current programming to stabilize conductive filaments and minimize residual oxygen ions.

Implementation Method 1

resistive random access memory (RRAM) has many advantages... simple to prepare... In terms of programming operation, the resistive random access memory has advantages of low working voltage, fast response speed and low power consumption

Methodology Applied
Scientific EffectElectrochemical reaction: Electrolysis

Implementation Method 2

a detection circuit connected with the storage array and configured to detect a detection signal of a current or a voltage corresponding to the specific storage unit in the storage array

Methodology Applied
Scientific EffectElectrical resistance measurement: Electrical Resistance

Data Source

PatentUS12260911B2Memory circuit structure and method of operating memory circuit structure
Publication Date: 2025.03.25 INST OF MICROELECTRONICS CHINESE ACAD OF SCI LTD
  • US12260911B2 patent drawing
  • US12260911B2 patent drawing
  • US12260911B2 patent drawing

AI summary

The memory circuit structure includes: a storage array, wherein the storage array includes at least two storage units; a decoder connected with a bit line and a word line of the storage array respectively; a programming circuit configured to generate a voltage pulse or a constant current pulse; a polarity switching circuit connected with the programming circuit, and configured to implement a switching between a voltage programming and a current programming of the programming circuit under a set operation and a reset operation; a detection circuit connected with the storage array, and configured to detect a detection signal of a current or a voltage corresponding to the specific storage unit in the storage array and feed back the detection signal to a control unit, wherein the detection signal output by the detection circuit is configured to enable the polarity switching circuit to switch; and the control unit.