Memory Circuit With Different Reliability Areas
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory technologies face challenges in reliably storing and retrieving multiple digital values in memory cells due to overlapping frequency distributions of physical values, leading to errors in data reading, especially in areas with lower reliability.
Innovation Solution
The proposed solution involves a memory circuit with distinct areas, where first bits are stored in a lower reliability area with error correction and second bits in a higher reliability area, using separate processing units for error detection and correction, and employing reference values to distinguish digital values based on their physical representations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If error correction is applied to the first area with lower reliability, then the reliability of data storage is improved, but the device complexity increases
Solution Approach 1:
The memory device applies different error correction strategies to different areas based on their reliability characteristics. The first area with lower reliability receives more robust error correction processing, while the second area with higher reliability uses simpler error correction or none at all. This localized differentiation improves overall data storage reliability without uniformly increasing device complexity across the entire memory system.
2Measurement precision
If frequency distributions are spaced further apart in the second area, then measurement precision is improved, but the area occupied by the memory cells increases
Solution Approach 1:
The patent implements different frequency distribution spacing strategies in different memory areas. The second area with higher reliability uses larger spacing between frequency distributions corresponding to different digital values, achieving higher measurement precision and detection reliability. The first area with lower reliability uses smaller spacing to conserve space. This local differentiation allows high-precision storage where needed without uniformly increasing the total memory cell area.
Data Source
AI summary
The disclosure proposes a circuit including a memory which has a multiplicity of memory cells, the memory having a first area and a second area, at least one memory cell comprising a part of the first area and a part of the second area, the first area having a lower reliability than the second area, and the circuit being set up in such a manner that first bits are stored in the first area and second bits are stored in the second area. A circuit for reading the memory and methods for writing to and reading the memory are also disclosed.