Memory Circuit Sensing Module Bias Current Sink
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The sensing process in memory circuits is delayed due to parasitic effects from bit line capacitance and charge curves that are exponential in nature, making it difficult to distinguish between conductive and non-conductive states of memory elements.
Innovation Solution
An additional third module is coupled to the switching device, which changes the asymptotical values of charge curves by sinking a bias current in combination with a reference current, allowing for earlier determination of threshold value exceedance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If the bit line is charged to distinguish cell current from charge current, then the sensing accuracy is improved, but the sensing time is increased due to the exponential RC charge curve
Solution Approach 1:
The patent applies preliminary anti-action by introducing a compensation current that acts in advance to counteract the parasitic charging current. The compensation current is generated based on the state of the memory cell and is applied to the bit line before the full charging process completes, thereby accelerating the voltage transition and reducing sensing time while maintaining accuracy
Solution Approach 2:
The patent changes the electrical parameters of the sensing circuit by dynamically adjusting the compensation current magnitude based on the memory cell state. By varying the compensation current parameter, the circuit achieves faster voltage transitions on the bit line, reducing the exponential charging time constant effect and enabling quicker threshold detection
2Quantity of substance
If the bit line capacitance is large to store charge, then the charge storage capacity is improved, but the charging speed is reduced due to the RC time constant
Solution Approach 1:
The patent applies the counterweight principle by introducing a compensation current that opposes and counteracts the slow charging effect of the large bit line capacitance. This compensation current provides an additional charge path that balances the RC time constant limitation, enabling faster voltage transitions without reducing the capacitance value
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach accelerates the sensing process by reducing the time required for reliable detection of memory cell states, enabling faster differentiation between conductive and non-conductive states.
Implementation Method 1
the bit line has an inherent capacitance which influences the current conducted by the bit line or the voltage measured at the bit line
Implementation Method 2
the bit line is equivalent to a large capacitor and the pass gates between the sense amplifier and the memory element act as resistance, the charge curve is exponential (RC curve)
Data Source
Figure 1
Figure 2a~2b
Figure 3
AI summary
The memory circuit comprises at least one memory element (T1), a sense amplifier (SA) for sensing a state of the memory element (T1), a switching device (T2) for selectively coupling the sense amplifier (SA) to the memory element (T1), The sense amplifier (SA) comprises a first module (M1) and a second module (M2). The first module (M1) provides a first current limited to a maximum value (Iref+Ibias). The second module (M2) provides a second current which decreases from a value higher than the maximum value at the start of a sensing operation until a value lower than the maximum value at the end of the sensing operation. The memory circuit has a third module (CS2) for sinking a third current (Ibias) at a side of the switching device (T2) coupled to the memory element (T1).