Memory Clock Phase Inversion for Self-Refresh Synchronization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High-speed semiconductor memory devices operating with different frequency clocks face operational issues due to misaligned phases, requiring external command signals for clock alignment training, which affects performance and power consumption during self-refresh modes.
Innovation Solution
A semiconductor device with a comparison unit, phase inversion control unit, and start control unit that automatically synchronizes clocks without external command signals by comparing phases and generating phase inversion control signals to align internal clocks, enabling quick transition to normal operation modes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If external command signals are used for clock alignment training, then clock phase alignment is achieved, but operational performance deteriorates and power consumption increases during self-refresh modes
Solution Approach 1:
The patent implements an automatic synchronization mode where the memory device autonomously performs clock alignment training by detecting phase differences between system clock and data clock, and automatically adjusting the data clock phase without requiring external command signals. This self-service mechanism eliminates the need for external intervention during clock alignment, thereby maintaining operational performance while ensuring reliable clock synchronization.
Solution Approach 2:
The patent performs clock alignment training in advance during initialization or mode transition periods, so that when the memory device enters self-refresh mode or normal operation, the clocks are already synchronized. This preliminary action ensures that clock phase alignment is achieved before operational performance becomes critical, resolving the contradiction between reliability and productivity.
2Reliability
If external command signals are used for clock alignment training, then clock phase alignment is achieved, but power consumption increases during self-refresh modes
Solution Approach 1:
The automatic synchronization mode enables the memory device to perform clock alignment training autonomously using internal resources and timing mechanisms, eliminating the need for external command signals that would require additional power consumption. The device serves itself by detecting phase differences and adjusting clock phases internally, thereby reducing power consumption during self-refresh modes while maintaining reliable clock alignment.
3Ease of operation
If automatic synchronization mode is implemented, then external command signals are eliminated, but device complexity increases
Solution Approach 1:
The patent merges the clock alignment training function with the normal operation control logic by integrating phase detection and adjustment mechanisms into the existing clock management infrastructure. The automatic synchronization mode shares hardware resources and control pathways with normal operation modes, thereby minimizing the increase in device complexity while achieving ease of operation through elimination of external command requirements.
Data Source
AI summary
A semiconductor device includes a comparison unit configured to compare the phases of a plurality of clocks having different frequencies and output a phase comparison signal, a phase inversion control unit configured to generate a phase inversion control signal, and a start control unit configured to generate a start control signal in response to a clock enable signal, wherein the comparison unit is configured to start an operation in response to the start control signal and invert, in response to the phase inversion control signal, a phase of an internal clock generated from one of the plurality of clocks when the plurality of clocks have different phases.