Memory Data Clock Suspend Control for Lower Idle Power
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Computing devices face challenges in reducing power consumption, particularly in memory systems, as data clocks remain active even when the host is not accessing the memory, leading to unnecessary power consumption and heat generation.
Innovation Solution
Implementing a data clock suspend mode that allows the memory to gate clock trees while maintaining synchronization with the host, reducing power consumption without the need for additional resynchronization cycles.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the data clock continues to toggle during suspend mode to maintain synchronization, then synchronization reliability is maintained, but power consumption increases
Solution Approach 1:
The patent implements periodic resynchronization actions where the memory device periodically checks for suspend/resume commands and restores synchronization only when needed. During suspend mode, the data clock toggling is disabled except during these periodic check intervals, allowing the system to maintain synchronization reliability when required while minimizing power consumption during extended suspend periods.
2Use of energy by moving object
If the data clock is disabled during suspend mode to reduce power consumption, then power consumption decreases, but synchronization is lost
Solution Approach 1:
The patent performs preliminary actions by detecting suspend and resume commands before actually disabling or enabling the data clock toggling. The memory device monitors for these commands and prepares the synchronization restoration logic in advance, so that when the resume command is received, synchronization can be quickly reestablished without significant delay or data loss.
3Reliability
If the memory device continuously monitors for suspend commands, then command detection reliability is improved, but device complexity increases
Solution Approach 1:
The patent utilizes the existing command decoding infrastructure to detect suspend and resume commands alongside other standard memory commands. The command decoder is designed to recognize these special commands using the same decoding logic used for conventional commands, eliminating the need for separate monitoring hardware or complex additional circuitry while maintaining reliable detection.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Methods and apparatuses for improve data clock to reduce power consumption are presented. The apparatus includes a memory configured to receive a data clock from a host via a link and to synchronize the data clock with the host. The memory includes a clock tree buffer configured to toggle based on the data clock to capture write data or to output read data and a command decoder configured to detect a data clock suspend command while the data clock is synchronized between the host and the memory. The clock tree buffer is configured to disable toggling based on the data clock in response to the command decoder detecting the data clock suspend command, the host includes a memory controller configured to provide a data clock suspend command to the memory via the link while the data clock is synchronized between the host and the memory.