Multiport Memory Address Collision Prevention Circuitry
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory designs face inefficiencies and hazards due to memory address collisions, where a read operation incurs errors when a write operation occurs at the same memory address, leading to unknown values and potential CPU architecture hazards.
Innovation Solution
The implementation of comparator circuitry in multiport memory systems that detects memory address collisions and bypasses the memory array, allowing direct transmission of data input or write enable signals to memory outputs, preventing collisions and ensuring accurate data retrieval.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If a read operation and write operation are performed on the same memory address simultaneously, then the write operation updates memory content successfully, but the read operation incurs an error and returns an unknown value
Solution Approach 1:
The comparator circuitry performs preliminary detection of address collisions before the read operation completes. When a collision is detected (write address matches read address), the system proactively prevents the erroneous read output by blocking the read path or providing a default value, rather than waiting for the error to occur.
Solution Approach 2:
The comparator circuitry acts as an intermediary between the write and read operations. It monitors both address inputs and intervenes when a collision is detected, preventing the harmful interaction between simultaneous read and write operations on the same memory address.
2Measurement precision
If separate RTL assertion instructions are implemented to verify read operations during collisions, then verification capability is improved, but device complexity increases
Solution Approach 1:
The patent replaces software-based verification (RTL assertion instructions in verification tools) with hardware-based detection (comparator circuitry). The comparator provides real-time collision detection directly in the memory circuit, eliminating the need for external verification tools and software assertions.
Solution Approach 2:
The memory system performs its own collision detection and prevention through integrated comparator circuitry, rather than relying on external verification tools. The system is self-sufficient in detecting and handling address collisions without requiring separate verification mechanisms.
Data Source
AI summary
According to one implementation of the present disclosure, an integrated circuit includes comparator circuitry coupled to peripheral circuitry of a multiport memory and configured to transmit one or more data input signals or one or more write enable signals to respective memory outputs when a memory address collision is detected for one or more respective bitcells of the multi-port memory. In another implementation, a method comprises: detecting a read operation and a write operation to a same memory bitcell of a multiport memory in one clock cycle and in response to the detection, performing the read operation of a data input signal or a write enable signal of the multiport memory.