Memory Error Signaling Using Combination Error Indicators
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Memory devices face challenges in reliably signaling error states due to temporary inability to actively drive pins for error indication caused by faults in voltage supplies, clock signals, or reset signals, leading to increased signaling overhead and reduced reliability.
Innovation Solution
Implementing a single indication of a combination error that includes two values to signal both the presence of errors in data and non-driven conditions, using termination voltages to indicate the combination error, thereby reducing the need for multiple clock cycles.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If separate signaling is used for data and error indication, then error detection capability is improved, but signaling overhead increases
Solution Approach 1:
The patent combines data signaling and error indication into a single signaling channel by encoding error information within the data signal itself. The memory device transmits both data and error status through the same pins, eliminating the need for separate error indication pins and reducing signaling overhead while maintaining reliable error detection capability.
2Measurement precision
If multiple clock cycles are used for error signaling, then error indication accuracy is improved, but operation speed decreases
Solution Approach 1:
The patent implements error indication within the periodic data transmission cycles themselves, rather than requiring additional dedicated clock cycles. The error status is encoded and transmitted periodically along with the data in each clock cycle, maintaining accurate error indication while preserving operation speed by utilizing the existing periodic transmission framework.
3Measurement precision
If active pin driving is used for error indication, then signal clarity is improved, but reliability under fault conditions worsens
Solution Approach 1:
The patent uses termination voltages as intermediaries to indicate error conditions without requiring active pin driving. When an error occurs or the memory device is unable to actively drive pins, the termination voltage naturally assumes a state that indicates the error condition, providing clear signal interpretation while maintaining reliability under fault conditions where active driving may fail.
Data Source
AI summary
Methods, systems, and devices for efficient error signaling by memory are described. When executing a read operation, a memory device may perform an error control operation to detect errors in data associated with the read operation and transmit signaling indicating the data. The memory device may transmit signaling indicating a first or second value of an indicator of a combination error: the first value indicating that an error was detected in the data during the error control operation or a non-driven condition for transmitting the signaling indicating the data, and the second value indicating that no errors were detected in the data during the error control operation and that the read operation has been executed. The memory device may additionally store a value in a register indicating whether an indicated combination error corresponds to errors being detected in the data, a non-driven condition, or both.