Nonvolatile Memory Command Correction Logic

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Nonvolatile memory devices face issues with data reliability and operation performance due to erroneous write commands, which can lead to data corruption and inefficient storage operations.

Innovation Solution

A nonvolatile memory device with a control logic that includes a command checker and check information memory, which corrects write commands by matching them against designated write modes for specific memory regions, ensuring accurate write operations are performed.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If the memory device executes write commands without verification, then operation speed is improved, but data reliability deteriorates due to erroneous commands causing data corruption

Engineering Contradiction:
Improveoperation speedVSAvoiddata reliability
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The control logic performs preliminary verification of write commands by comparing received write mode information with check information stored in the check information memory before executing the write operation. This preliminary action identifies and corrects erroneous commands in advance, preventing data corruption while maintaining efficient operation.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If the control logic verifies and corrects write commands, then data reliability is improved, but device complexity increases due to additional check information memory and command verification logic

Engineering Contradiction:
Improvedata reliabilityVSAvoiddevice complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The memory device performs self-verification by comparing received write mode information against stored check information and automatically correcting erroneous commands. This self-service approach eliminates the need for external verification systems, maintaining data reliability while avoiding additional system-level complexity.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The command verification and correction functionality is merged into the existing control logic of the memory device. The check information memory is integrated with the control logic to form a unified command verification system, avoiding separate verification hardware and reducing overall device complexity.

Inventive Principle:
Principle #5Merging (Combining)

3Manufacturing precision

If write commands are corrected by matching against check information, then manufacturing precision is improved through accurate write mode execution, but loss of time occurs due to the verification process

Engineering Contradiction:
Improvewrite operation precisionVSAvoidcommand verification time
Core Design Contradiction:
Manufacturing precisionVSLoss of time

Solution Approach 1:

Check information representing correct write modes is pre-stored in the check information memory during device initialization or manufacturing. This preliminary preparation enables rapid comparison and verification during operation, ensuring precise write mode execution without significant time penalty during actual write operations.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS11544004B2Nonvolatile memory device and memory system including the same
Publication Date: 2023.01.03 SK HYNIX INC
  • US11544004B2 patent drawing
  • US11544004B2 patent drawing
  • US11544004B2 patent drawing

AI summary

A nonvolatile memory device may include a plurality of memory regions and a control logic configured to correct a write command transmitted from an external device. The control logic may correct a write command upon determining the suitability of the write command, and perform a write operation on a target memory region based on a corrected write command. The control logic may determine the suitability of the write command based on check information associated with target memory region.