Memory Command Handling with Parallel EDC Verification
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional memory systems face bottlenecks in data throughput due to the sequential execution of commands following error detection and correction (EDC) operations, which can lead to reduced performance and increased latency, especially with increasing clock speeds and complexity.
Innovation Solution
Implementing a method where commands are decoded and executed in parallel with EDC operations, allowing immediate execution of non-write operations and delaying write operations until EDC verification is complete, thereby reducing execution latency and maintaining data integrity.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If EDC operations are executed sequentially before command execution, then data integrity is ensured, but data throughput is reduced and latency increases
Solution Approach 1:
The patent performs EDC verification in advance by executing EDC operations in parallel with command decoding, so that when the command is ready for execution, the verification result is already available. This preliminary action eliminates the sequential bottleneck while maintaining data integrity requirements.
Solution Approach 2:
The patent transforms the traditional sequential execution model into a parallel execution model by running EDC operations alongside command decoding in different operational dimensions. This dimensional change allows both operations to proceed simultaneously, improving throughput without compromising reliability.
2Reliability
If EDC operations are executed sequentially before command execution, then data integrity is ensured, but execution latency is increased
Solution Approach 1:
The patent performs EDC verification in advance by executing EDC operations in parallel with command decoding, so that when the command is ready for execution, the verification result is already available. This preliminary action eliminates the sequential bottleneck while maintaining data integrity requirements.
Solution Approach 2:
The patent maintains continuous operation by running EDC verification and command decoding simultaneously without interruption. This continuous parallel execution eliminates idle waiting time and reduces overall latency while ensuring data integrity through complete EDC verification.
3Reliability
If all commands wait for EDC verification before execution, then data integrity is maintained, but command execution efficiency is reduced
Solution Approach 1:
The patent applies different execution strategies based on command type: write commands wait for EDC verification to ensure data integrity, while non-write commands execute immediately without waiting. This localized quality approach optimizes execution efficiency for read operations while maintaining reliability for write operations.
Solution Approach 2:
The patent performs EDC verification in advance by executing EDC operations in parallel with command decoding, so that when the command is ready for execution, the verification result is already available. This preliminary action eliminates the sequential bottleneck while maintaining data integrity requirements.
Data Source
AI summary
A memory system including a memory controller and a memory and a related method are disclosed. The method includes communicating a command and error detection/correction (EDC) data associated with the command from the memory controller to the memory, decoding the command and executing an EDC operation related to the EDC data in parallel, and if the command is a write command, delaying execution of a write operation indicated by the write command until completion of the EDC operation, else immediately executing an operation indicated by the command without regard to completion of the EDC operation.