Memory Configuration Analysis for Speed-Capacity Trade-offs

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current computer system configuration management lacks a systematic approach to optimize memory configuration, balancing speed, capacity, and cost efficiently, leading to suboptimal performance due to the complexity of memory device types and characteristics.

Innovation Solution

An apparatus and method that analyze memory configuration by determining the percentage of non-optimally chosen memory devices in an array, using a classification module, counting module, and comparison module to issue warnings and facilitate reconfiguration, balancing competing criteria like capacity, speed, and cost.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If more memory devices are added to increase capacity, then memory capacity is improved, but the overall speed of the array decreases

Engineering Contradiction:
Improvememory device countVSAvoidarray speed
Core Design Contradiction:
Quantity of substanceVSSpeed

Solution Approach 1:

The patent applies local quality by differentiating memory devices into performance classes based on their individual speed characteristics. Instead of treating all memory devices uniformly, the system classifies them (e.g., Class 1: 1066 MHz, Class 2: 1333 MHz, Class 3: 1600 MHz) and assigns them to specific positions in the array based on their performance characteristics. This allows the system to optimize the balance between capacity and speed by placing faster memory devices in positions where they can have the greatest impact on overall array performance.

Inventive Principle:
Principle #3Local quality

2Speed

If faster memory devices are used to improve speed, then system performance is improved, but cost increases

Engineering Contradiction:
Improvememory speedVSAvoidcost
Core Design Contradiction:
SpeedVSQuantity of substance

Solution Approach 1:

The patent applies parameter changes by establishing performance classes based on memory device speed parameters and using these classifications to determine optimal array configurations. The system calculates performance ratios and uses them to determine the optimal mix of memory devices across different performance classes, thereby optimizing the balance between speed and cost. This allows the system to achieve acceptable performance levels without uniformly deploying the most expensive fastest memory devices throughout the entire array.

Inventive Principle:
Principle #35Parameter changes

3Speed

If memory devices are replaced to match overall array speed, then speed optimization is improved, but device complexity increases

Engineering Contradiction:
Improvearray speed optimizationVSAvoidconfiguration complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent applies self-service by implementing an automated memory configuration analysis system that independently evaluates the current array configuration, identifies suboptimal configurations, and recommends optimal reconfigurations. The system automatically classifies memory devices by performance, calculates optimal configurations based on defined criteria, and generates configuration recommendations without requiring manual analysis. This automation significantly reduces the complexity of memory configuration management while still achieving optimized speed performance.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS8606545B2Apparatus, system, and method for memory configuration analysis
Publication Date: 2013.12.10 LENOVO SWITZERLAND INTERNATIONAL GMBH
  • US8606545B2 patent drawing
  • US8606545B2 patent drawing
  • US8606545B2 patent drawing

AI summary

An apparatus, system, and method are disclosed for memory configuration analysis. A classification module 402 determines 1000 an overall performance of an array 706 of memory devices 500 in a computer memory 104, wherein overall performance has a substantially inverse relationship with a highest quantity of members of a subset of the array and a substantially direct relationship with an individual performance capability of the members. A counting module 404 takes a count 1110 of members of the array 706 whose individual performance capability varies 1108 in a selected direction from the overall performance of the array 706. A comparison module 406 takes a selected action such as issuing a memory configuration warning 1114 if the count crosses a predetermined threshold 1112 comprising a predetermined percentage for comparison with the count, as qualified by the individual performance capability, divided by an unqualified count of members of the array 706.