Memory Control Apparatus Dynamic Clock Output Mode
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing DRAM technologies, such as LPDDR5, face performance overhead due to the need for synchronization between clock signals for command and data transfer, and power consumption overhead due to constant data transfer clock signal output.
Innovation Solution
A memory control apparatus that dynamically adjusts the output mode of the clock signal for data transfer based on the memory access state, switching between an output-as-needed mode and a constantly-output mode to optimize performance and power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a clock signal for data transfer is output constantly, then synchronization between clock signal for command transfer and clock signal for data transfer is maintained, but power consumption increases
Solution Approach 1:
The patent applies dynamics by making the clock signal output mode adjustable rather than fixed. The memory control apparatus dynamically switches between constantly-output mode and output-as-needed mode based on memory access states, allowing the system to adapt its clock signal behavior to current operational requirements, thus resolving the contradiction between maintaining synchronization reliability and reducing power consumption.
Solution Approach 2:
The patent changes the operational parameter of the clock signal from a constant state to a variable state. By modifying the output mode parameter based on memory access patterns (busy vs. idle states), the system can adjust clock signal behavior to match actual data transfer needs, eliminating unnecessary power consumption while maintaining synchronization when required.
2Reliability
If a CAS command is issued prior to read or write command, then synchronization is maintained, but performance overhead increases
Solution Approach 1:
The patent makes the synchronization mechanism dynamic by conditionally issuing CAS commands based on the current output mode and memory access state. When in constantly-output mode, CAS commands are issued to maintain synchronization. When in output-as-needed mode, the system dynamically adjusts by issuing CAS commands only when transitioning to data transfer operations, thereby reducing unnecessary command overhead while maintaining required synchronization.
Solution Approach 2:
The patent applies preliminary action by proactively switching to constantly-output mode and issuing CAS commands in advance when memory access activity increases. This anticipatory approach ensures synchronization is established before data transfer operations begin, preventing performance delays while avoiding unnecessary CAS commands during idle periods.
3Use of energy by moving object
If clock signal for data transfer is output as appropriate, then power consumption is reduced, but performance overhead increases due to rank switching
Solution Approach 1:
The patent applies dynamics by implementing a dual-mode clock signal output mechanism that adapts to memory access patterns. The system dynamically switches between output-as-needed mode (for power savings during idle periods) and constantly-output mode (for maintaining synchronization during active access), eliminating the need for performance-degrading CAS commands during rank switching while reducing power consumption during idle periods.
Data Source
AI summary
A memory control apparatus configured to access a memory that involves synchronization of a clock signal for command transfer and a clock signal for data transfer with each other, the clock signal for command transfer and the clock signal for data transfer being independent of each other, includes an output unit configured to change an output mode of the clock signal for data transfer based on a memory access state and to output the clock signal for data transfer to the memory based on the output mode.