Nonvolatile Memory Control Circuit Segmentation for Parallel Operation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The existing semiconductor devices face limitations in operation speed due to the need for sequential performance of operations by internal circuits controlled by a single control circuit, which restricts the number of control signals that can be simultaneously activated, leading to increased operation time.

Innovation Solution

The use of multiple control circuits to control internal circuits, allowing for simultaneous performance of operations by activating control signals in predetermined orders, thereby reducing the complexity and size of the main control circuit and enabling faster processing.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If a single control circuit is used to control multiple internal circuits, then the device complexity is reduced, but the operation speed decreases due to sequential execution of operations

Engineering Contradiction:
Improveoperation speedVSAvoidcontrol circuit complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The control circuit is divided into multiple independent control circuits (first control circuit, second control circuit, etc.), each capable of independently controlling different internal circuits. This segmentation allows parallel execution of operations, thereby improving operation speed while distributing the control complexity across multiple simpler units

Inventive Principle:
Principle #1Segmentation

2Productivity

If multiple control circuits are used to enable simultaneous operations, then the operation speed improves, but the device complexity increases

Engineering Contradiction:
Improveprocessing capabilityVSAvoidcontrol circuit structure
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The control functionality is segmented into multiple specialized control circuits, each handling specific internal circuits. This allows simultaneous operations across different internal circuits while keeping each control circuit relatively simple in structure

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Each control circuit is designed with multi-functional capabilities to control multiple internal circuits simultaneously, reducing the need for additional dedicated control circuits and thereby managing overall device complexity

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Duration of action of moving object

If a single control circuit controls all internal circuits, then the ease of manufacture is improved, but the operation time increases due to sequential execution

Engineering Contradiction:
Improveoperation timeVSAvoidcontrol circuit integration
Core Design Contradiction:
Duration of action of moving objectVSEase of manufacture

Solution Approach 1:

The control functionality is divided into multiple control circuits that can be manufactured as separate modules and then integrated. This segmentation enables parallel operation execution, reducing operation time while maintaining manufacturing simplicity through modular construction

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS10163473B2Nonvolatile memory device, semiconductor device, and method for operating semiconductor device
Publication Date: 2018.12.25 SK HYNIX INC
  • US10163473B2 patent drawing
  • US10163473B2 patent drawing
  • US10163473B2 patent drawing

AI summary

A nonvolatile memory device may include a plurality of cell strings including a plurality of memory cells serially coupled to one another; a plurality of bit lines coupled to a corresponding cell string of the plurality of cell strings; a plurality of page buffers each including a plurality of latches and coupled to a corresponding bit line of the plurality of bit lines; a first control circuit suitable for controlling the plurality of latches to perform an operation corresponding to an activated command signal of a plurality of command signals in an access operation; and a second control circuit suitable for activating one or more of the plurality of command signals, while controlling operations of the plurality of cell strings and the plurality of bit lines in the access operation.