Memory Controller Analog Signal Processing for Multi-Bit Read Speed

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Traditional solid-state memory devices face inefficiencies in programming and reading operations due to their binary nature, which becomes cumbersome as more bits are stored per cell, leading to longer operation times and increased susceptibility to program disturb effects.

Innovation Solution

The memory devices utilize analog signals to represent complete bit patterns across the continuum of threshold voltages, allowing for single-program and single-read operations that return a single signal indicative of multiple bits, and employ increased threshold voltage resolution to enhance programming and sensing accuracy.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If binary read operations are used for each bit stored per cell, then data can be read from memory cells, but operation time increases and programming becomes cumbersome as more bits are stored per cell

Engineering Contradiction:
Improvebit reading accuracyVSAvoidoperation time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent combines multiple binary read operations into a single analog read operation. Instead of performing separate binary reads for each bit stored per cell (which increases operation time), the invention reads all bits simultaneously as an analog value representing the combined state of multiple bits, thereby reducing operation time while maintaining reading accuracy

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent transitions from static binary read operations to dynamic analog read operations. By using analog voltage levels that dynamically represent multiple bit states (e.g., different voltage levels corresponding to different combinations of bit values), the system can adaptively read multiple bits in a single operation rather than performing fixed sequential binary reads

Inventive Principle:
Principle #15Dynamics

2Quantity of substance

If more bits are stored per memory cell, then storage density increases, but programming operations become more complex and susceptible to program disturb effects

Engineering Contradiction:
Improvebits per cellVSAvoidprogramming complexity
Core Design Contradiction:
Quantity of substanceVSDevice complexity

Solution Approach 1:

The patent replaces complex multi-step binary programming operations with a simplified analog programming approach. Instead of performing separate programming operations for each bit (which increases complexity and susceptibility to program disturb), the system uses analog voltage levels to directly represent the desired multi-bit state, reducing programming complexity and minimizing program disturb effects

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Solution Approach 2:

The patent changes the parameter representation from discrete binary values to continuous analog voltage levels. By mapping multiple bit states to different analog voltage levels (e.g., 0V for all zeros, higher voltages for different bit combinations), the system simplifies programming operations while maintaining the ability to store multiple bits per cell

Inventive Principle:
Principle #35Parameter changes

3Productivity

If analog signals are used to represent multiple bits, then operation time is reduced, but signal resolution and accuracy requirements increase

Engineering Contradiction:
Improveread operation speedVSAvoidanalog signal resolution
Core Design Contradiction:
ProductivityVSMeasurement precision

Solution Approach 1:

The patent transitions from one-dimensional binary signaling to multi-dimensional analog signaling. By using analog voltage levels that encode multiple bits simultaneously (e.g., different voltage magnitudes representing different bit patterns), the system increases information density per signal while maintaining readability through careful level encoding and decoding schemes

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS8737127B2Memory controllers to output data signals of a number of bits and to receive data signals of a different number of bits
Publication Date: 2014.05.27 MICRON TECHNOLOGY INC
  • US8737127B2 patent drawing
  • US8737127B2 patent drawing
  • US8737127B2 patent drawing

AI summary

A memory controller has a digital signal processor. The digital signal processor is configured to output a digital data signal of M+N bits of program data intended for programming a memory cell of a memory device. The digital signal processor is configured to receive a digital data signal of M+L bits read from the memory cell of the memory device and to retrieve from the received digital data signal M bits of data that were stored in the memory cell.