Memory Controller Wear Leveling via Bit Order Reversal

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Non-volatile memory systems face challenges in extending the durability and lifetime of memory cells due to uneven wear and tear, particularly during write operations, which can lead to premature failure and reduced performance.

Innovation Solution

A memory controller and system that change the bit order of data during write operations and restore it during read operations, using a memory controller to manage state information and perform read-modify-write operations to distribute wear evenly across memory cells, thereby leveling wear and extending the lifespan of memory cells.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If data is written to non-volatile memory chips without bit order changes, then write operations are simple and fast, but wear is concentrated on specific memory cells leading to reduced durability

Engineering Contradiction:
Improvedurability of memory cellsVSAvoidcomplexity of write operation
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies preliminary action by changing the bit order of data before writing to memory chips. The memory controller performs bit order changes on write data based on wear state information before the actual write operation, thereby distributing wear evenly across memory cells in advance and preventing concentration of wear on specific cells.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent applies parameter changes by dynamically adjusting the bit order of data based on the wear state of memory chips. The memory controller changes parameters such as bit arrangement patterns and write destination selection according to real-time wear information, thereby optimizing wear distribution across different memory cells.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If wear-leveling processes are performed frequently to distribute wear evenly, then durability of memory cells is improved, but system performance and efficiency are reduced

Engineering Contradiction:
Improvedurability of memory cellsVSAvoidsystem performance
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent applies continuity of useful action by integrating bit order changes into every normal write operation rather than performing separate wear-leveling processes. The memory controller continuously distributes wear during routine data writes by adjusting bit orders, thereby achieving wear-leveling as a byproduct of normal operations without additional performance overhead.

Inventive Principle:
Principle #20Continuity of useful action

Solution Approach 2:

The patent applies self-service by enabling the memory controller to automatically adjust bit orders based on stored wear state information without requiring external wear-leveling commands. The system serves itself by using wear information to autonomously optimize write operations and distribute wear evenly across memory cells.

Inventive Principle:
Principle #25Self-service

3Duration of action of stationary object

If bit order is changed during write operations to distribute wear, then durability is extended, but additional processing time and complexity are required

Engineering Contradiction:
Improvelifetime of memory cellsVSAvoidprocessing time for write operation
Core Design Contradiction:
Duration of action of stationary objectVSLoss of time

Solution Approach 1:

The patent applies partial or excessive action by selectively changing bit orders only when wear distribution is needed, rather than always performing full bit order changes. The memory controller uses wear state information to determine when bit order changes are necessary, thereby reducing unnecessary processing while still achieving effective wear distribution.

Inventive Principle:
Principle #16Partial or excessive action

Data Source

PatentUS11836039B2Memory controller and memory system
Publication Date: 2023.12.05 KIOXIA CORP
  • US11836039B2 patent drawing
  • US11836039B2 patent drawing
  • US11836039B2 patent drawing

AI summary

According to one embodiment, a memory controller controls a plurality of non-volatile memory chips. The memory controller includes a memory that stores first data and a processing unit that processes the first data stored in the memory. During a write operation, the processing unit generates second data including the first data and additional data corresponding to the first data, changes the bit order of the second data based on information indicating the state of the write destination of the second data, and writes the second data having the changed bit order to the plurality of non-volatile memory chips. During a read operation, the processing unit reads the second data having the changed bit order from the plurality of non-volatile memory chips and revert the bit order of the read second data to the original state based on the information.