Memory Controller Bit Table Mapping Optimization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current data storage devices face inefficiencies in read operations due to time-consuming searches in mapping tables, particularly when determining where data is stored across multiple memory blocks and pages.

Innovation Solution

A data processing method involving a memory controller that uses a bit table to quickly determine if data is stored in a first mapping table, allowing it to skip unnecessary searches and directly access the second mapping table when data is not found, thereby speeding up read operations by using a predetermined function to convert logical addresses into field indices in the bit table.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If the memory controller searches the first mapping table to determine data location, then data access accuracy is improved, but read operation time increases

Engineering Contradiction:
Improvedata access accuracyVSAvoidread operation time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent segments the mapping table into two parts: a first mapping table stored in buffer memory for frequently accessed data, and a second mapping table stored in the memory device for complete mapping information. This segmentation allows the system to quickly check the first mapping table for recent data while maintaining access to the complete second mapping table, thereby reducing average search time while preserving data access accuracy.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements preliminary action by pre-loading mapping information into the first mapping table stored in buffer memory before actual read operations occur. This allows the memory controller to have immediate access to mapping information for recently written or frequently accessed data, eliminating the need to search the entire second mapping table during read operations and significantly reducing access time.

Inventive Principle:
Principle #10Preliminary action

2Productivity

If the memory controller maintains a complete mapping table in buffer memory, then data access speed is improved, but buffer memory usage increases

Engineering Contradiction:
Improvedata access speedVSAvoidbuffer memory usage
Core Design Contradiction:
ProductivityVSQuantity of substance

Solution Approach 1:

The patent divides the mapping table into two segments: a first mapping table stored in buffer memory containing mapping information for recently accessed or frequently used data, and a second mapping table stored in the memory device containing complete mapping information. This segmentation enables fast access for common operations while maintaining comprehensive mapping data, optimizing both access speed and buffer memory utilization.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent applies local quality by providing different storage locations for different types of mapping information. The first mapping table in buffer memory provides high-speed access for critical mapping data, while the second mapping table in the memory device stores the complete mapping information. This localized quality optimization ensures that frequently accessed mapping information is readily available without requiring the entire mapping table to reside in buffer memory.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS10942858B2Data storage devices and data processing methods
Publication Date: 2021.03.09 SILICON MOTION INC
  • US10942858B2 patent drawing
  • US10942858B2 patent drawing
  • US10942858B2 patent drawing

AI summary

A data storage device includes a memory device and a memory controller. The memory controller selects a predetermined memory block to receive data and records multiple logical addresses in a first mapping table. The first mapping table records which logical page the data stored in each physical page of the predetermined memory block is directed to. A bit table is stored in a buffer memory and includes multiple fields. Each field records a bit value. When the memory controller writes data of a logical page that corresponds to a first logical address into the predetermined memory block, the memory controller records the first logical address in the first mapping table, converts the first logical address according to a predetermined function to generate a first field index of the bit table and sets the bit value corresponding to the first field index as a first value in the bit table.