Memory Controller Read-Look-Ahead for Adaptive Buffer Sizing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing storage devices face challenges in optimizing buffer memory size based on read performance, leading to suboptimal read performance during varying workloads and clock changes.

Innovation Solution

A memory controller that includes a workload detector, device performance controller, and buffer memory size controller, which dynamically adjusts the size of the buffer memory based on read performance and workload changes by implementing a read-look-ahead (RLA) operation to cache frequently requested data.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If the buffer memory size is fixed, then the device complexity is reduced, but the read performance deteriorates under varying workload conditions

Engineering Contradiction:
Improveread performanceVSAvoidbuffer memory size control
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent implements dynamic buffer memory size adjustment by making the buffer memory size variable based on workload conditions. The memory controller changes the buffer memory size from a fixed value to a variable value according to detected workload changes, allowing the system to adapt to different operational scenarios and maximize read performance without excessive complexity.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the parameter of buffer memory size from a constant to a variable parameter that adjusts based on workload detection. By detecting workload changes and相应地 adjusting the buffer memory size parameter, the system optimizes read performance while maintaining manageable device complexity through structured control logic.

Inventive Principle:
Principle #35Parameter changes

2Productivity

If the buffer memory size is increased, then the read performance is improved, but the loss of energy increases

Engineering Contradiction:
Improveread performanceVSAvoidenergy consumption
Core Design Contradiction:
ProductivityVSLoss of energy

Solution Approach 1:

The patent implements dynamic buffer memory size adjustment to balance read performance and energy consumption. Instead of using a constantly large buffer memory that would consume excessive energy, the system dynamically adjusts the buffer size based on actual workload conditions, using larger sizes only when needed for high-performance read operations and smaller sizes during low-workload periods to conserve energy.

Inventive Principle:
Principle #15Dynamics

3Productivity

If the read-look-ahead operation is performed, then the read performance is enhanced, but the device complexity increases

Engineering Contradiction:
Improveread performanceVSAvoidcontrol logic
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent implements read-look-ahead operation by performing preliminary data retrieval actions. The memory controller detects workload conditions and proactively initiates read operations for data that is likely to be requested soon, before actual read requests arrive. This preliminary action enhances read performance by having data ready in advance, while the structured implementation keeps control logic complexity manageable.

Inventive Principle:
Principle #10Preliminary action

4Adaptability or versatility

If the buffer memory size is dynamically adjusted, then the adaptability is improved, but the device complexity increases

Engineering Contradiction:
Improveworkload adaptationVSAvoidmemory size control
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent implements feedback-based buffer memory size adjustment. The memory controller detects workload conditions and uses this feedback information to dynamically adjust the buffer memory size. This feedback mechanism improves adaptability to varying workload conditions while maintaining manageable device complexity through a clear detect-and-adjust control loop that systematically responds to workload changes.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS12619543B2Error correcting memory device and method of operating the same
Publication Date: 2026.05.05 MIMIRIP LLC
  • US12619543B2 patent drawing
  • US12619543B2 patent drawing
  • US12619543B2 patent drawing

AI summary

Provided herein is a memory controller for controlling a memory device. The memory controller includes a workload detector configured to determine a change in workload based on reception of a changed request from a host or a change in clock received from an external device, a device performance controller configured to determine, if the workload is determined as changed, read performance based on a ratio of a size of data output to the host to a size of data requested from the host every preset period and configured to output a read-look-ahead (RLA) command to the memory device based on the determined read performance, a buffer memory configured to store data read from the memory device in response to the RLA command and a memory size controller configured to control a size of the buffer memory. The RLA command instructs to output data which is frequently requested from the host.