Memory Controller Current Management for Stability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Memory systems face reliability issues due to rapid current consumption, leading to erroneous operations in storage devices caused by temporary current shortages.

Innovation Solution

A memory controller that includes a current information storage unit, a current management unit, and a command controller to manage current consumption by calculating and adjusting the output timing of operation execution signals based on expected, allowable, and currently-consumed current amounts, preventing unstable current consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If multiple storage devices perform operations concurrently to improve productivity, then the processing speed and data exchange efficiency are improved, but the current consumption increases rapidly causing temporary current shortages that lead to erroneous operations and reduced reliability

Engineering Contradiction:
Improveconcurrent operation capabilityVSAvoidoperation stability
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The memory controller performs preliminary actions by calculating expected current amounts for upcoming operations before they execute. It stores current information (allowable current amounts, currently-consumed current amounts) in advance and uses this pre-calculated data to determine safe operation timing, preventing current shortages before they occur

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system implements feedback by continuously monitoring currently-consumed current amounts and using this information to adjust operation execution timing. The current management unit receives feedback on actual current consumption and modifies the output timing of operation execution signals accordingly, creating a closed-loop control system that adapts to real-time current conditions

Inventive Principle:
Principle #23Feedback

2Reliability

If the memory controller manages current consumption by calculating and adjusting operation timing to prevent current shortages, then reliability is improved, but the device complexity increases due to additional current management units and information storage requirements

Engineering Contradiction:
Improveoperation stabilityVSAvoidcontroller structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges the current management function with the existing command controller structure. The current management unit and current information storage unit are integrated into the memory controller architecture, combining current monitoring, calculation, and command generation functions into a unified system rather than adding completely separate independent components

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The memory controller is designed with multi-functionality, where the command controller handles both command generation and current management tasks. The same controller unit performs multiple functions including calculating expected current amounts, storing current information, determining operation execution timing, and outputting control signals, thereby reducing the need for separate dedicated components

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS10437306B2Memory controller and memory system having the same
Publication Date: 2019.10.08 SK HYNIX INC
  • US10437306B2 patent drawing
  • US10437306B2 patent drawing
  • US10437306B2 patent drawing

AI summary

A memory controller includes a current information storage unit storing information about various current amounts of a memory system, a current management unit controlling an output time of an operation execution signal by calculating the information about the various current amounts, and a command controller outputting a command to operate a memory device in response to the operation execution signal.