Memory Controller Selective Write Using DMI Burst Masking
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory systems lack the ability to perform selective writes, where specific portions of a burst length of data can be written to certain memory devices while masking others, leading to inefficient data transfer and potential errors.
Innovation Solution
Implementing a memory controller with a selective write component that uses data mask inversion (DMI-based) and write-based approaches to control which portions of data are written to which memory devices, compatible with existing JEDEC standards and protocols.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If selective write capability is implemented, then data transfer efficiency and reliability are improved, but device complexity increases
Solution Approach 1:
The patent segments the write operation into selective portions using a data mask signal that divides the burst length into write-enabled portions and masked portions. This allows different sections of data to be selectively written to different memory devices based on the mask pattern, improving data transfer efficiency without requiring complete rewriting of entire bursts.
Solution Approach 2:
The patent introduces dynamic control through the data mask inversion (DMI) signal that can be toggled during operation. The selective write capability is enabled through a mode register that dynamically configures the memory controller's behavior, allowing the system to adapt between standard and selective write modes based on operational requirements.
2Reliability
If selective write capability is implemented, then error reduction is achieved, but compatibility with existing standards becomes more difficult
Solution Approach 1:
The patent implements a universal solution that works with existing JEDEC standards while adding selective write capability. The mode register configuration allows the system to operate in both standard and selective write modes, maintaining compatibility with existing memory devices and protocols while enabling enhanced functionality when needed.
Solution Approach 2:
The patent uses the data mask signal as an intermediary mechanism that already exists in standard memory operations. By leveraging this existing infrastructure and adding inversion capability through the DMI signal, the system achieves selective write functionality without requiring fundamental changes to the memory interface protocol.
3Ease of operation
If data mask inversion is used, then selective write control is improved, but signal complexity increases
Solution Approach 1:
The patent uses data mask inversion where the DMI signal inverts the interpretation of the data mask signal. When DMI is high, a mask value of '1' enables writing instead of masking, and '0' masks instead of enabling. This inversion provides flexible selective write control by simply toggling the DMI signal state without requiring complex additional control logic.
Data Source
AI summary
Selective writing in memory modules can help optimize system resources. In an example, Data Mask Inversion (DMI) signals can be used to selectively mask write operations on specific devices. In an example, a write command-based solution uses a selective write command, enabling granular control over which portions of a burst length are written to each of multiple devices. The systems and methods discussed herein can enable more efficient use of memory bandwidth and precise control over data placement in multi-device memory systems, thereby improving overall system performance and flexibility.