Memory Controller Protocol-Independent Error Testing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory systems face limitations in performing error tests due to the need for specific commands tailored to different interface protocols between hosts and memory devices, restricting the flexibility and universality of error processing.
Innovation Solution
A memory controller with internal memory for storing error injection information and a central processing unit that performs error tests on memory devices based on this information, allowing for error test operations without protocol limitations, and outputs test results to the host.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If specific commands are used for error testing in memory systems, then error testing can be performed, but the testing is limited to specific protocols between host and memory device
Solution Approach 1:
The patent implements a universal error testing mechanism that can operate across multiple protocols (ATA, SATA, PCI-E, USB, etc.) by using a standardized error injection command format. The memory controller is designed to interpret error injection information regardless of the host protocol, enabling the same testing functionality to serve multiple protocol requirements without needing protocol-specific test commands.
Solution Approach 2:
The patent introduces an intermediary error injection information structure that acts as a mediator between the host and memory device. This intermediary format translates high-level error testing requirements into protocol-specific operations, allowing the memory system to perform standardized error tests while adapting to different host protocols through a unified interface.
2Reliability
If protocol-specific commands are implemented for error testing, then accurate error testing can be performed for that protocol, but the device complexity increases to support multiple protocol-specific implementations
Solution Approach 1:
The patent extracts the error testing functionality from protocol-specific implementations and consolidates it into a single universal error injection mechanism. By separating the error injection information from protocol-specific commands, the system maintains accurate error testing while reducing the complexity of supporting multiple protocol-specific test implementations.
Solution Approach 2:
The patent merges multiple protocol-specific error testing capabilities into a single unified error injection framework. Instead of maintaining separate test command implementations for ATA, SATA, PCI-E, and other protocols, the system combines them into one standardized mechanism that handles all protocols through a common error injection information structure.
Data Source
AI summary
There are provided a memory controller and a memory system having the same. A memory controller includes: an internal memory for storing error injection information for an error test operation and error test information that is a result of the error test operation; and a central processing unit for receiving first sector data from a host, and performing an error test operation on a memory device according to the error injection information, when the error injection information is included in the first sector data.