Memory Controller L2P Mapping Updates for Lower Write Latency
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory systems face high latency and low Quality of Service (QoS) due to inefficient management of mapping information during data writing operations, particularly in nonvolatile memory systems like SSDs, leading to increased resource usage and reduced performance.
Innovation Solution
A memory controller with improved mapping information management, utilizing a logical-to-physical (L2P) mapping information storage circuit that efficiently updates entry indices and physical addresses to ensure data coherency and reduce resource requirements, by temporarily storing write data in a write buffer and managing entry information in an entry buffer, and updating L2P mapping information storage circuit entries during data programming.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If additional management of information in the data recording process is implemented to maximize processing performance, then productivity is improved, but loss of time increases due to high latency
Solution Approach 1:
The patent segments the L2P mapping information storage into multiple storage spaces (first storage space, second storage space, etc.) and divides management into separate buffers (entry buffer, write buffer). This segmentation allows parallel access and update operations across different storage spaces, improving processing performance while reducing latency through concurrent operations.
Solution Approach 2:
The patent performs preliminary actions by pre-establishing the entry buffer and L2P mapping information storage structure before data writing operations. The entry buffer pre-allocates storage locations for mapping information, and the L2P mapping structure is prepared in advance with multiple storage spaces, enabling faster data recording without requiring extensive management operations during the writing process.
2Reliability
If mapping information is managed during data writing operations, then reliability is improved through data coherency, but device complexity increases due to additional management structures
Solution Approach 1:
The patent merges the L2P mapping information storage with the existing memory controller structure, integrating the entry buffer and L2P mapping management into the controller's existing architecture. This merging approach ensures data coherency by centralizing management while avoiding the need for completely separate complex management systems.
Solution Approach 2:
The L2P mapping information storage structure serves multiple functions: it stores logical-to-physical address mappings, maintains data coherency during writing operations, and provides a framework for efficient data retrieval. The entry buffer simultaneously manages mapping information and supports write operations, reducing the need for dedicated complex management structures.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A memory controller receives a write request and write data from a host, stores first entry information including a write buffer pointer indicating a location where the write data is temporarily stored in a write buffer and a first logical address corresponding to the write request in an entry buffer, stores an entry index generated based on the first entry information in a first storage space corresponding to the first logical address in a logical-to-physical (L2P) mapping information storage circuit, and updates the entry index stored in the first storage space to a physical address newly mapped to the first logical address as the write data is programmed in a memory device.